8Mb – 64Mb
Embedded S-MRAM Macro (eSRAM)
Purpose
The document describes the system level requirements for 8Mbit-64Mbit Embedded S-MRAM (eSRAM) macro. It includes the following:

- Executive Summary
- What’ Available in the Market
- Application Space
- Market Positioning
- Signal Description & Assignment
- Bus Interface
- Electrical Specifications

Background on Embedded MRAM (eSRAM)
Embedded S-MRAM (eSRAM) technology is analogous to embedded SRAM technology which is widely used in SoCs. However, eSRAM is more area and power efficient due to its 2T transistor design vs. SRAM’s 6T transistor design. eSRAM requires standard CMOS manufacturing processes with two additional masks on top of any metal layer (preferably layers 1-4). As an added advantage, eSRAM is also non-volatile with infinite endurance ($10^{16}$ write cycles). eSRAM is a highly reliable and fast non-volatile memory, is rapidly becoming the embedded memory choice in SoCs replacing embedded SRAM with an embedded S-MRAM memory macro.

<table>
<thead>
<tr>
<th></th>
<th>Embedded SRAM</th>
<th>eSRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Non-Volatility</strong></td>
<td>N/A</td>
<td>√</td>
</tr>
<tr>
<td><strong>Write Performance</strong></td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td><strong>Read Performance</strong></td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td><strong>Endurance</strong></td>
<td>√</td>
<td>√</td>
</tr>
<tr>
<td><strong>Power</strong></td>
<td>-</td>
<td>√</td>
</tr>
<tr>
<td><strong>Cost per Memory Bit</strong></td>
<td>-</td>
<td>√</td>
</tr>
</tbody>
</table>

Executive Summary
eSRAM is a magneto-resistive random-access memory (MRAM) macro ranging in density from 8Mbit to 64Mbit organized in words (word: 32 bits). The eSRAM offers AMBA AHB-Lite compatible interface operating up to a maximum of 400MHz.

eSRAM is a true random-access memory; allowing both reads and writes to occur randomly in memory. The eSRAM is ideal for applications that must store and retrieve data without incurring large latency penalties. It offers low latency, low power, infinite endurance, high performance and a scalable memory technology.
eMRAM Use Model

Figure 1 shows a typical SoC with integrated eSRAM macro.

Figure 1: eSRAM Use Model

Features

- Interface: AMBA 3 AHB-Lite Protocol
- Technology: 28nm MRAM
- Density: 8Mbit – 64Mbit
- Operating Voltage Range: VCC: 0.80V – 1.05V, 1.65V – 2.0V
- Operating Temperature Range (Junction Temperature): -40°C to 150°C
- Maximum Clock Speed: 400MHz (maximum)
- Read Latency: 4 Clock Cycles (maximum)
- Write latency: 8 Clock Cycles (maximum)
- Low Power (hibernate Mode): Leakage 100nA (typical)
- Endurance: $1 \times 10^{16}$ Write Cycles
- Retention: 10 years

### Area

**Table 2: Macro Area**

<table>
<thead>
<tr>
<th>Density</th>
<th>X Dimension (um)</th>
<th>Y Dimension (um)</th>
<th>Size (mm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>64Mbit</td>
<td>2,116.08</td>
<td>3,282.16</td>
<td>2.64</td>
</tr>
<tr>
<td>32Mbit</td>
<td>2,298.08</td>
<td>1,703.63</td>
<td>1.98</td>
</tr>
<tr>
<td>16Mbit</td>
<td>2,296.08</td>
<td>914.36</td>
<td>1.45</td>
</tr>
<tr>
<td>8Mbit</td>
<td>1,328.04</td>
<td>914.36</td>
<td>1.10</td>
</tr>
<tr>
<td>4Mbit</td>
<td>857.52</td>
<td>914.36</td>
<td>0.89</td>
</tr>
</tbody>
</table>

### Performance

**Table 3: Performance Requirements**

<table>
<thead>
<tr>
<th>Device Operation</th>
<th>Values</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read (Word: 32 bits)</td>
<td>10.0</td>
<td>ns</td>
</tr>
<tr>
<td>Write (Word: 32 bits)</td>
<td>20.0</td>
<td>ns</td>
</tr>
<tr>
<td>Standby</td>
<td>25.0</td>
<td>μA</td>
</tr>
<tr>
<td>Hibernate Power Mode</td>
<td>100.0</td>
<td>nA</td>
</tr>
<tr>
<td>Read (Word: 32 bits)</td>
<td>2.0</td>
<td>mA</td>
</tr>
<tr>
<td>Write (Word: 32 bits)</td>
<td>10.0</td>
<td>mA</td>
</tr>
</tbody>
</table>
What’s Available in the Market

eSRAM, as mentioned above, will replace embedded SRAM in SoCs. Important parameters to compare are performance in terms of maximum frequency and how many wait states (extra clock cycles) the memory module requires at maximum frequency. Table 4 provides a comparison of eSRAM with widely available SRAM memories embedded in ARM based SoCs from ST Micro (ST), Texas Instruments (TI), Microchip, NXP and Freescale.

Table 4: High level Embedded Non-Volatile Memory Requirements

<table>
<thead>
<tr>
<th>Company Name</th>
<th>Product Family (Series)</th>
<th>Main CPU</th>
<th>Operational Frequency (Max)</th>
<th>Embedded SRAM</th>
<th>Performance (States/MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Microchip</td>
<td>SAM9</td>
<td>ARM Cortex M4</td>
<td>400MHz</td>
<td>16KB</td>
<td>No wait states up to 400MHz</td>
</tr>
<tr>
<td>TI</td>
<td>TMS320</td>
<td>32-bit Processor</td>
<td>200MHz</td>
<td>164KB</td>
<td>No wait states up to 120MHz</td>
</tr>
<tr>
<td>NXP</td>
<td>Kinetis K Series</td>
<td>ARM Cortex M4</td>
<td>150MHz</td>
<td>256KB</td>
<td>No wait states up to 150MHz</td>
</tr>
<tr>
<td>Avalanche</td>
<td>eSRAM</td>
<td>N/A</td>
<td>400MHz</td>
<td>8Mb-64Mb</td>
<td>4 wait states 400MHz</td>
</tr>
</tbody>
</table>
Application Space

**Microcontrollers:** A microcontroller unit (MCU) is a small computer on a single integrated circuit that typically contains a central processing unit (CPU) core, static random-access memory (SRAM) modules, embedded flash memory modules, a system integration module and peripheral modules including a timer, an analog-to-digital converter (ADC), serial communication and networking. Microcontrollers with embedded SRAM memories are widely used as scratch pad memories in real-time control applications.

eSRAM is a scalable, high-performance and power-efficient embedded memory technology. eSRAM is intended to be part of a MCU’s Memory sub-system where it can deliver data storage requirements. Although embedded SRAM is used for temporary storage (scratch pad), eSRAM can not only replace embedded SRAM to store temporary data but can also store code for an efficient small-system solution; eSRAM has very high data endurance and data retention limits.
Marketing Positioning

The major advantages of eSRAM are as follows:

**High-performance:** eSRAM supports a 32-bit AMBA 3 AHB-Lite interface operating at 400MHz with 4 wait states. This translates into 32-bits of data every 10ns; 400MB/s sustained throughput is achieved.

**Low Power:** Low power mode is required in MCUs running real-time adaptive control applications. Most MCUs spend much of their time in lowered-power states where they are either running from a lowered frequency clock or are in a state where the CPU is suspended with peripherals operating or in a state where all operations are ceased awaiting a resume command based on certain user-selected input; typically, an interrupt or a timer event. eSRAM macro supports a low power mode (hibernate) where the macro’s leakage current is 100nA or less. The wakeup time from hibernate mode is rapid; less than 300ns.
Signal Description and Assignment

**Figure 2: Macro Pinout**

<table>
<thead>
<tr>
<th>Signal</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HSEL</td>
<td>Input</td>
<td>eSRAM SELECTOR: Enables or disables the eSRAM macro.</td>
</tr>
<tr>
<td>HCLK</td>
<td>Input</td>
<td>eSRAM Clock Source: The bus clock times all bus transfers. All signal timings are related to the rising edge of HCLK.</td>
</tr>
<tr>
<td>HRESETn</td>
<td>Input</td>
<td>eSRAM Reset Controller: The bus reset signal is active LOW and resets the eSRAM IP and brings it into Standby state.</td>
</tr>
<tr>
<td>HADDR[31:0]</td>
<td>Input</td>
<td>eSRAM Address Bus: The 32-bit address bus.</td>
</tr>
<tr>
<td>HWRITE</td>
<td>Input</td>
<td>eSRAM Read / Write enable: Indicates the transfer direction. When HIGH this signal indicates a write transfer and when LOW a read transfer. It has the same timing as the address signals, however, it must remain constant throughout a burst transfer.</td>
</tr>
<tr>
<td>HWDATA[31:0]</td>
<td>Input</td>
<td>eSRAM Write Data Bus: The write data bus transfers data from the master to the eSRAM during write operations. The data bus width is 32 bits.</td>
</tr>
<tr>
<td>HREADY</td>
<td>Output</td>
<td>eSRAM Ready/Busy: When HIGH, the HREADY signal indicates that a transfer has finished on the bus. This signal can be driven LOW to extend a transfer.</td>
</tr>
<tr>
<td>HRDATA[31:0]</td>
<td>Output</td>
<td>eSRAM Read Data Bus: During read operations, the read data bus transfers data from the eSRAM to the master. The data bus width is 32 bits.</td>
</tr>
<tr>
<td>Vcc</td>
<td>Supply</td>
<td>Vcc: eSRAM macro power supply.</td>
</tr>
<tr>
<td>Vss</td>
<td>Supply</td>
<td>Vss: eSRAM macro ground supply.</td>
</tr>
</tbody>
</table>
Macro Architecture

The eSRAM macro’s internal architecture is shown in Figure 3:

*Figure 3: eSRAM Architecture*

As can be seen, each eSRAM’s memory array (irrespective of density) is organized in a group of 8 planes. The example shown depicts an 8Mbit implementation where each plane consists of 1Mbit MRAM cells. Having this architecture allows every access (reads/write) to generate 256 bits of data maximizing throughput. These 256 bits of data are then multiplexed to 32-bit outputs/inputs based on the address provided.

**Read**

The 8-plane architecture maximizes throughput for sequential reads. After providing the initial address followed by a 4-cycle latency, sequential data can be output at full clock frequency (400MHz) without incurring any further inter-address latencies. On the other hand, if random reads are required, each new address will incur a 4-cycles latency.

**Write**

Again, the 8-plane architecture maximizes throughput for sequential writes. The eSRAM macro accepts up to a maximum of 256 bits (8 sequential address) for each write followed by a 1-cycle latency. If less bits are provided (multiples of 32 bits), the latency varies (1-8 cycles). Table 6 provides the latencies for different data lengths.
<table>
<thead>
<tr>
<th>#</th>
<th># of Write Bits (Multiples of 32-bits)</th>
<th>Latency Incurred</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>32</td>
<td>8</td>
</tr>
<tr>
<td>2</td>
<td>64</td>
<td>7</td>
</tr>
<tr>
<td>3</td>
<td>96</td>
<td>6</td>
</tr>
<tr>
<td>4</td>
<td>128</td>
<td>5</td>
</tr>
<tr>
<td>5</td>
<td>160</td>
<td>4</td>
</tr>
<tr>
<td>6</td>
<td>192</td>
<td>3</td>
</tr>
<tr>
<td>7</td>
<td>224</td>
<td>2</td>
</tr>
<tr>
<td>8</td>
<td>256</td>
<td>1</td>
</tr>
</tbody>
</table>
Bus Interface

As mentioned above, eSRAM supports the AMBA 3 AHB-Lite protocol for read and write operations. Each AHB-Lite transfer consists of two phases:

1. **Address Phase**: Address phase generally lasts for a single HCLK cycle - unless extended by the previous bus transfer.
2. **Data Phase**: Data phase can require several HCLK cycles. eSRAM uses HREADY signal to control the number of clock cycles required to complete the transfer.

**HWRITE** controls the direction of data transfer to or from the master. It is based on the following:
- **HWRITE HIGH** (Logic ‘1’) indicates a write transfer and the master transfers data on the write data bus, HWDATA[31:0]
- **HWRITE LOW** (Logic ‘0’) indicates a read transfer and the eSRAM generates the data on the read data bus, HRDATA[31:0].

**Write Transfer**

During a Write transfer, the master drives the address and control signals onto the bus. eSRAM then samples the address and control information on the rising edge of HCLK. After eSRAM has sampled the address and control, the master can start to drive the data on the data bus HWDATA[31:0]. In response, eSRAM can drive the HREADY which the master samples on the rising edge of HCLK.
Figure 4: Write Transfer
Read Transfer
During a Read transfer, the master drives the address and control signals onto the bus. eSRAM then samples the address and control information on the rising edge of HCLK. After eSRAM has sampled the address and control, it can start to drive the data on the data bus HRDATA[31:0]. In response, eSRAM can drive the HREADY which the master samples on the rising edge of HCLK; HREADY is used during latency cycles.
Figure 5: Read Transfer
Figure 6: Read Transfer – Sequential
## Electrical Specifications

**Table 7: Recommended Operating Conditions**

<table>
<thead>
<tr>
<th>Parameter / Condition</th>
<th>Minimum</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Temperature</td>
<td>-40.0</td>
<td>150.0</td>
<td>°C</td>
</tr>
<tr>
<td>Vcc Supply Voltage</td>
<td>0.8</td>
<td>1.05</td>
<td>V</td>
</tr>
<tr>
<td>Vss Supply Voltage</td>
<td>0.0</td>
<td>0.0</td>
<td>V</td>
</tr>
</tbody>
</table>

**Table 8: AC Timing Characteristics**

<table>
<thead>
<tr>
<th>#</th>
<th>Category</th>
<th>Parameter</th>
<th>Description</th>
<th>Minimum</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Clock</td>
<td>fHCLK</td>
<td>Frequency</td>
<td>400.00</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td>fHCLK</td>
<td>Period</td>
<td>5.00</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>3</td>
<td></td>
<td>tHCLKH</td>
<td>Clock High</td>
<td>0.48</td>
<td>0.52</td>
<td>fHCLK</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>tHCLKL</td>
<td>Clock Low</td>
<td>0.48</td>
<td>0.52</td>
<td>fHCLK</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td>tJITPER</td>
<td>Clock Period Jitter</td>
<td>-90.00</td>
<td>90.00</td>
<td>ps</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td>tJITCC</td>
<td>Clock Cycle to Cycle Jitter</td>
<td></td>
<td>180.00</td>
<td>ps</td>
</tr>
<tr>
<td>7</td>
<td>Write Data (Input)</td>
<td>tWDATAS</td>
<td>Data Setup Time</td>
<td>325.00</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td>tWDATAH</td>
<td>Data Hold Time</td>
<td>325.00</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>9</td>
<td>Address</td>
<td>tHADDRS</td>
<td>Address Setup Time</td>
<td>325.00</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td>tHADDRH</td>
<td>Address Hold Time</td>
<td>325.00</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>11</td>
<td>Command (HSEL, HWRITE, HBURST)</td>
<td>tCMDHS</td>
<td>Command Setup Time</td>
<td>325.00</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>12</td>
<td></td>
<td>tCMDHS</td>
<td>Command Hold Time</td>
<td>325.00</td>
<td></td>
<td>ps</td>
</tr>
<tr>
<td>13</td>
<td>Read Data (Output)</td>
<td>tRDATA</td>
<td>Data Output Access Time</td>
<td>2.50</td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>14</td>
<td>Ready / Busy</td>
<td>tREADY</td>
<td>Device Ready Signal</td>
<td>325.00</td>
<td></td>
<td>ps</td>
</tr>
</tbody>
</table>
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Change Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>REV A</td>
<td>09/15/2018</td>
<td>Initial release&lt;br&gt;Added latency for write&lt;br&gt;Added eSRAM macro architecture</td>
</tr>
</tbody>
</table>