

# Space-Grade High-Performance Serial Persistent SRAM Memory

(AS1016A04, AS3016A04)

### Features

- Interface
  - Serial Peripheral Interface QSPI (4-4-4)
  - Single Data Rate Mode: 54MHz
- Technology
  - 40nm pMTJ STT-MRAM
    - Virtually unlimited Endurance and Data Retention (see *Endurance & Retention* on page 39)
- Density
  - 16Mb
- Operating Voltage Range
  - Vcc: 1.71V 2.00V
  - V<sub>CC</sub>: 2.70V 3.60V
- Operating Temperature Range
- Industrial Extended -40°C to 125°C
- Packages
  - 8-pad WSON (5.0mm x 6.0mm)
  - 8-pin SOIC (5.2mm x 5.2mm)

- Data Protection
  - Hardware Based
  - Write Protect Pin (WP#)
  - Software Based
    - Address Range Selectable through Configuration bits (Top/Bottom, Block Protect[2:0])
- Identification
  - 64-bit Unique ID
  - 64-bit User Programmable Serial Number
- Augmented Storage Array
  - 256-byte User Programmable with Write Protection
- Supports JEDEC Reset
- 48-hour burn-in at 125°C
- RoHS & REACH Compliant

### Performance

Device Operation	Typical Values	Units
Frequency of Operation	54 (maximum)	MHz
Standby Current	160 (typical)	μA
Deep Power Down Current	5 (typical)	μA
Hibernate Current	0.1 (typical)	μA
Active Read Current – (4-4-4) SDR @ 54MHz	19 (typical)	mA
Active Write Current – (4-4-4) SDR @ 54MHz	38 (typical)	mA



## **Table of Contents**

Features
Performance
Table of Contents
General Description4
Ordering Options
Valid Combinations — Space-Grade
Signal Description and Assignment
Package Options
8-Pad WSON (Top View)7
8-Pin SOIC (Top View)7
Package Drawings
8-Pad WSON8
8-Pin SOIC
Architecture
Device Initialization
<b>Memory Map</b> 15
Augmented Storage Array Map15
Register Addresses
Register Map17
Status Register / Device Protection Register (Read/Write)17
Augmented Storage Array Protection Register (Read/Write)18
Device Identification Register (Read Only)19
Serial Number Register (Read/Write)20
Unique Identification Register (Read Only)20
Configuration Register 1 (Read/Write)21
Configuration Register 2 (Read/Write)21
Configuration Register 3 (Read/Write)24
Configuration Register 4 (Read/Write)25
Instruction Set



Instruction Description and Structures	30
Electrical Specifications	
CS# Operation & Timing	43
Command, Address, XIP and Data Input Operation & Timing	43
Data Output Operation & Timing	45
WP# Operation & Timing	46
Thermal Resistance	51
Product Use Limitations	52
Revision History	53



### **General Description**

ASx016A04 is a magneto-resistive random-access memory (MRAM). It is offered in 16Mbit density. MRAM technology is analogous to Flash technology with SRAM compatible read/write timings (Persistent SRAM, P-SRAM). Data is always non-volatile with 10<sup>16</sup> write cycles endurance and 1000 years data retention at 85°C.

#### Figure 1: Technology Comparison

	SRAM	Flash	EEPROM	MRAM
Non-Volatility	-			$\checkmark$
Write Performance		-	-	$\checkmark$
Read Performance		-	-	$\checkmark$
Endurance		-	-	$\checkmark$
Power	-	-	-	

MRAM is a true random-access memory; allowing both reads and writes to occur randomly in memory. MRAM is ideal for applications that must store and retrieve data without incurring large latency penalties. It offers low latency, low power, infinite endurance and scalable non-volatile memory technology.

ASx016A04 has a Serial Peripheral Interface (SPI). SPI is a synchronous interface which uses separate lines for data and clock to help keep the host and slave in perfect synchronization. The clock tells the receiver exactly when to sample the bits on the data line. This can be either the rising (low to high) or falling (high to low) or both edges of the clock signal; please consult the instruction sequences in this datasheet for more details. When the receiver detects that correct edge, it can latch in the data.

ASx016A04 is available in small footprint 8-pad WSON and 8-pin SOIC packages. These packages are compatible with similar low-power volatile and non-volatile products.

ASx016A04 has been tested at -40°C to 125°C operating temperature range and 48-hour burn-in at 125°C.



### **Ordering Options**

The ordering part numbers are formed by a valid combination of the following options:



### Valid Combinations — Space-Grade

Valid Combinations list includes device configurations currently available. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

#### Table 1: Valid Combinations List

		Valid Combinations – 54MH	2	
Base Part Number	Temperature Range	Package Type	Packing Type	Part Number
AS1016A04-0054X	0N	WA, SA	R, Y	AS1016A04-0054X0NWAR
				AS1016A04-0054X0NWAY
				AS1016A04-0054X0NSAR
				AS1016A04-0054X0NSAY
AS3016A04-0054X	0N	WA, SA	R, Y	AS3016A04-0054X0NWAR
				AS3016A04-0054X0NWAY
				AS3016A04-0054X0NSAR
				AS3016A04-0054X0NSAY



## **Signal Description and Assignment**



#### Table 2: Signal Description

Signal	Туре	Description
CS#	Input	<b>Chip Select:</b> When CS# is driven High, the device will enter standby mode. All other input pins are ignored and the output pin is tri-stated. Driving CS# Low enables the device, placing it in the active mode. After power-up, a falling edge on CS# is required prior to the start of any instructions.
WP# / IO[2]	Input / Bidirectional	<ul> <li>Write Protect (SPI): Write protects the status register in conjunction with the enable/disable bit of the status register. This is important since other write protection features are controlled through the Status Register. When the enable/disable bit of the status register is set to 1 and the WP# signal is driven Low, the status register becomes read-only and the WRITE STATUS REGISTER operation will not execute. This signal does not have internal pullups, it cannot be left floating and must be driven. WP# is valid only in Single SPI mode.</li> <li>Bidirectional Data 2 (DPI/QPI): The bidirectional I/O transfers data into and out of the device in Dual and Quad SPI modes.</li> </ul>
CLK	Input	<ul> <li>Clock: Provides the timing for the serial interface. Depending on the mode selected, either single (rising or falling) edge or both edges of the clock are utilized for information transfer.</li> <li>In Single Data Rate mode (SDR) command, address and data inputs are latched on the rising edge of the clock. Data is output on the falling edge of the clock.</li> <li>In Double Data Rate mode (DDR) command is latched on the rising edge of the clock.</li> <li>In Double Data Rate mode (DDR) command is latched on the rising edge of the clock. Address and Data inputs are latched on both edges of the clock.</li> <li>Similarly, Data is output on both edges of the clock.</li> <li>SPI Mode 0 (CPOL = 0, CPHA = 0) - SDR and DDR</li> <li>SPI Mode 3 (CPOL = 1, CPHA = 1) - SDR only</li> </ul>



Signal	Туре	Description
IO[3]	Bidirectional	<b>Bidirectional Data 3 (DPI/QPI):</b> The bidirectional I/O transfers data into and out of the device in Dual and Quad SPI modes.
SI / IO[0]	Input / Bidirectional	Serial Data Input (SPI): The unidirectional I/O transfers data into the device on the rising edge of the clock in Single SPI mode. Bidirectional Data 0 (DPI/QPI): The bidirectional I/O transfers data into and out of the device in Dual and Quad SPI modes.
SO / IO[1]	Output / Bidirectional	Serial Data Output (SPI): The unidirectional I/O transfers data out of the device on the falling edge of the clock in Single SPI mode. Bidirectional Data 1 (DPI/QPI): The bidirectional I/O that transfers data into and out of the device in Dual and Quad SPI modes.
V <sub>cc</sub>	Supply	V <sub>cc</sub> : Core and I/O power supply.
Vss	Supply	V <sub>ss</sub> : Core and I/O ground supply.

### **Package Options** 8-Pad WSON (Top View)



### 8-Pin SOIC (Top View)





# **Package Drawings**

### 8-Pad WSON



Revision: P



#### 8-Pin SOIC



Revision: P

Avalanche Technology



### Architecture

ASx016A04 is a high performance serial STT-MRAM device. It features a SPI-compatible bus interface running at 54MHz, eXecute-In-Place (XIP) functionality, and hardware/software based data protection mechanisms.

When CS# is Low, the device is selected and in active power mode. When CS# is High, the device is deselected but can remain in active power mode until ongoing internal operations are completed. Then the device goes into standby power mode and device current consumption drops to I<sub>SB</sub>.

ASx016A04 contains an 8-bit instruction register. All functionality is controlled through the values loaded into this instruction register. In Single SPI mode, the device is accessed via the SI / IO[0] pin. In Dual and Quad SPI modes, IO[0:1] and IO[0:3] are used to access the device respectively. *Table 3* summarizes all the different interface modes supported and their respective I/O usage. *Table 4* shows the clock edge used for each instruction component.

**Nomenclature adoption**: A typical SPI instruction consists of command, address and data components. The bus width to transmit these three components varies based on the SPI interface mode selected. To accurately represent the number of I/Os used to transmit these three components, a nomenclature (command-address-data) is adopted and used throughout this document. Integers placed in the (command-address-data) fields represent the number of I/Os used to transmit the particular component. As an example, 1-1-1 means command, address and data are transmitted on a single I/O (SI / IO[0] or SO / IO[1]). On the other hand, 1-4-4 represents command being sent on a single I/O (SI / IO[0]) and address/data being sent on four I/Os (IO[3:0]).

Instruction Component	Single SPI	Dual Input Output SPI	Dual I/O SPI	DPI	Quad Input Output SPI	Quad I/O SPI	QPI
	(1-1-1)	(1-1-2)	(1-2-2)	(2-2-2)	(1-1-4)	(1-4-4)	(4-4-4)
Command	SI / IO[0]	SI / IO[0]	SI / IO[0]	IO[1:0]	SI / IO[0]	SI / IO[0]	IO[3:0]
Address	SI / IO[0]	SI / IO[0]	IO[1:0]	IO[1:0]	SI / IO[0]	IO[3:0]	IO[3:0]
Data Input	SI / IO[0]	IO[1:0]	IO[1:0]	IO[1:0]	IO[3:0]	IO[3:0]	IO[3:0]
Data Output	SO / IO[1]	IO[1:0]	IO[1:0]	IO[1:0]	IO[3:0]	IO[3:0]	IO[3:0]

#### Table 3: Interface Modes of Operations

Table 4: Clock Edge Used for instructions in SDR and DDR modes

Instruction Type	Command	Address	Data Input	Data Output
(1-1-1) SDR	<u></u> R	<u></u> R	<u>_</u> R	F¥_ 1
(1-1-2) SDR	<u></u> R	<u>_</u> _R	<u>_</u> R	F¥_ 1
(1-2-2) SDR	<u></u> R	<u>_</u> R	<u>_</u> R	F¥_ 1
(2-2-2) SDR	<u></u> R	<u>_</u> _R	<u>_</u> R	F <b>¥</b> _1
(1-1-4) SDR	<u></u> R	ſ₽	ſ₽	F <b>¥</b> _1
(1-4-4) SDR	<u></u> R	<u></u> л	<u></u> R	F¥_ 1
(4-4-4) SDR	<u></u> R	<b>_</b> R	_ <b>√</b> R	F <b>¥_</b> 1

Notes:

R: Rising Clock Edge F: Falling Clock Edge



1: Data output from ASx016A04 always begins on the falling edge of the clock.

ASx016A04 supports eXecute-In-Place (XIP) which allows completing a series of read and write instructions without having to individually load the read or write command for each instruction. Thus, XIP mode saves command overhead and reduces random read & write access time. A special XIP byte must be entered after the address bits to enable/disable (Axh/Fxh) XIP.

ASx016A04 offers both hardware and software based data protection schemes. Hardware protection is through WP# pin. Software protection is controlled by configuration bits in the Status register. Both schemes inhibit writing to the registers and memory array.

ASx016A04 has a 256-byte Augmented Storage Array which is independent from the main memory array. It is user programmable and can be write protected against inadvertent writes.

Two lower power states are available in ASx016A04, namely Deep Power Down and Hibernate. Data is not lost while the device is in either of these two low power states. Moreover, the device maintains all its configurations.



#### Figure 5: Functional Block Diagram



#### Table 5: Modes of Operation

Mode	Current	CS#	CLK	SI / IO[3:0]	SO / IO[3:0]
Standby	ISB	Н	Gated	Gated / Hi-Z	Hi-Z / Hi-Z
Active - Read	IREAD	L	Toggle	Command, Address	Data Output
Active - Write	IWRITE	L	Toggle	Command, Address, Data Input	Hi-Z
Deep Power Down	IDPD	Н	Gated	Gated / Hi-Z	Hi-Z / Hi-Z
Hibernate	Iнви	Н	Gated	Gated / Hi-Z	Hi-Z / Hi-Z

Notes:

H: High (Logic '1') L: Low (Logic '0') Hi-Z: High Impedance



### **Device Initialization**

When powering up, the following procedure is required to initialize the device correctly:

- Ramp up Vcc (RvR)
- CS# must follow V<sub>cc</sub> during power-up (a 10KΩ pull-up Resistor to V<sub>cc</sub> is recommended)
- It is recommended that no instructions are sent to the device when Vcc is below Vcc (minimum)
- During initial power-up, recovering from power loss or brownout, a delay of tPU is required before normal operation commences
- Upon Power-up, the device is in Standby mode



#### Figure 6: Power-Up Behavior

When powering down, the following procedure is required to turn off the device correctly:

- Ramp down V<sub>CC</sub> (R<sub>VF</sub>)
- CS# must follow V<sub>cc</sub> during power-down (a 10KΩ pull-up Resistor to V<sub>cc</sub> is recommended)
- It is recommended that no instructions are sent to the device when Vcc is below Vcc (minimum)
- The Power-up timing needs to be observed after Vcc goes above Vcc (minimum)



#### Figure 7: Power-Down Behavior



Parameter	Symbol	Test Conditions		3.0V		
Farameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub> Range	Vcc	All operating voltages and	2.7	-	3.6	V
V <sub>cc</sub> Ramp Up Time	R <sub>VR</sub>		30	-	-	µs/V
V <sub>cc</sub> Ramp Down Time	Rvf		20	-	-	µs/V
V <sub>cc</sub> Power Up to First Instruction	<b>t</b> PU		250	-	-	μs
V <sub>cc</sub> Cutoff – Must Initialize Device	Vcc- cutoff		1.6	-	-	V
Time to Enter Deep Power Down	tedpd	temperatures	-	-	3	μs
Time to Exit Deep Power Down	<b>t</b> exdpd	-	-	-	400	μs
Time to Enter Hibernate	t <sub>ENTHIB</sub>		-	-	3	μs
Time to Exit Hibernate	tехнів		-	-	450	μs
CS# Pulse Width	<b>t</b> CSDPD		50	-	-	ns

#### Table 6: Power Up/Down & Voltage Timing – 3.0V

Table 7: Power Up/Down & Voltage Timing – 1.8V

Parameter	Symbol	Test Conditions		1.8V		
Parameter	Symbol Test Condition		Minimum	Typical	Maximum	Units
V <sub>cc</sub> Range	Vcc		1.71	-	2.0	V
V <sub>cc</sub> Ramp Up Time	R <sub>VR</sub>		30	-	-	µs/V
V <sub>cc</sub> Ramp Down Time	Rvf	-	20	-	-	µs/V
V <sub>cc</sub> Power Up to First Instruction	t <sub>PU</sub>		250	-	-	μs
V <sub>cc</sub> Cutoff – Must Initialize Device	Vcc- cutoff	All operating voltages and	1.6	-	-	V
Time to Enter Deep Power Down	<b>t</b> EDPD	temperatures	-	-	3	μs
Time to Exit Deep Power Down	<b>t</b> exdpd		-	-	400	μs
Time to Enter Hibernate	tenthib		-	-	3	μs
Time to Exit Hibernate	tехнів		-	-	450	μs
CS# Pulse Width	tcsdpd		50	-	-	ns



### **Memory Map**

#### Table 8: Memory Map

Density	Address Range	24-bit Address [23:0]		
1Mb	1Mb 000000h – 01FFFFh [23:17] – Logic '0'			
4Mb	000000h – 07FFFFh	[23:19] – Logic '0'	[18:0] - Addressable	
8Mb	000000h – 0FFFFh	[23:20] – Logic '0'	[19:0] - Addressable	
16Mb	000000h – 1FFFFh	[23:21] – Logic '0'	[20:0] - Addressable	

### Augmented Storage Array Map

#### Table 9: Augmented Storage Array Map

Density	Address Range	24-bit Address [23:0]				
1Mb	000000h – 0000FFh <sup>1</sup>	[23:8] – Logic '0'	[7:0] - Addressable			
4Mb	000000h – 0000FFh <sup>1</sup>	[23:8] – Logic '0'	[7:0] - Addressable			
8Mb	000000h – 0000FFh <sup>1</sup>	[23:8] – Logic '0'	[7:0] - Addressable			
16Mb	000000h – 0000FFh <sup>1</sup>	[23:8] – Logic '0'	[7:0] - Addressable			

#### Notes:

1: The 256-byte augmented storage array is divided into 8 individually readable and writeable sections (32 bytes per section). After an individual section is programmed, it can be write protected to prevent further programming.

#### Table 10: Individual Section Address Range

Section	Address Range	24-bit Address [23:0]			
0	000000h – 00001Fh	[23:8] – Logic '0'	[7:0] - Addressable		
1	000020h - 00003Fh	0h – 00003Fh [23:8] – Logic '0' [7:0] -			
2	000040h – 00005Fh	00005Fh [23:8] – Logic '0' [7:0] - Addres			
3	000060h – 00007Fh	[23:8] – Logic '0'	[7:0] - Addressable		
4	000080h – 00009Fh	[23:8] – Logic '0'	[7:0] - Addressable		
5	0000A0h – 0000BFh	[23:8] – Logic '0'	[7:0] - Addressable		
6	0000C0h - 0000DFh	[23:8] – Logic '0'	[7:0] - Addressable		
7	0000E0h – 0000FFh	[23:8] – Logic '0'	[7:0] - Addressable		



### **Register Addresses**

#### Table 11: Register Addresses

Register Name	Address
Status Register	0x00000h
Configuration Register 1	0x00002h
Configuration Register 2	0x00003h
Configuration Register 3	0x000004h
Configuration Register 4	0x000005h
Device Identification Register	0x000030h
Unique Identification Register	0x000040h

#### Notes:

1: Register address space is different from the memory array and augmented storage array.

2: The Status and Configuration registers need to be re-initialized after a solder reflow process. Refer to application note AN000008 for the detailed description.



### **Register Map**

#### Status Register / Device Protection Register (Read/Write)

Status register is a legacy SPI register and contains options for enabling/disabling data protection.

Bits	Name	Description	Read / Write	Default State	Selection Options
SR[7]	WP#EN	Hardware Based WP# Protection Enable/Disable	R/W	0	<ol> <li>Protection Enabled – write protects when WP# is Low</li> <li>Protection Disabled – Doesn't write protect when WP# is Low</li> </ol>
SR[6]	SNPEN	Serial Number Protection Enable/Disable	R/W	0	1: S/N Write protected - protection enabled 0: S/N Writable - protection disabled
SR[5]	TBSEL	Software Top/Bottom Memory Array Protection Selection	R/W	0	1: Bottom Protection Enabled (Lower Address Range) 0: Top Protection Enabled (Higher Address Range)
SR[4]	BPSEL[2]	Block Protect Selection Bit 2	R/W	0	Block Protection Bits (Table 13,
SR[3]	BPSEL[1]	Block Protect Selection Bit 1	R/W	0	
SR[2]	BPSEL[0]	Block Protect Selection Bit 0	R/W	0	Table 14)
SR[1]	WREN	Write Operation Protection Enable/Disable	R	0	1: Write Operation Protection Disabled 0: Write Operation Protection Enabled
SR[0]	RSVD	Reserved	R	0	Reserved for future use

#### Table 12: Status Register – Read and Write

#### Table 13: Top Block Protection Address Range Selection (TBPSEL=0)

BPSEL [2]	BPSEL [1]	BPSEL [0]	Protected Portion	1Mb	4Mb	8Mb	16Mb
0	0	0	None	None	None	None	None
0	0	1	Upper 1/64	01F800h – 01FFFFh	07E000h – 07FFFFh	0FC000h – 0FFFFFh	1F8000h – 1FFFFFh
0	1	0	Upper 1/32	01F000h – 01FFFFh	07C000h – 07FFFFh	0F8000h – 0FFFFFh	1F0000h – 1FFFFFh
0	1	1	Upper 1/16	01E000h – 01FFFFh	078000h – 07FFFFh	0F0000h – 0FFFFFh	1E0000h – 1FFFFFh
1	0	0	Upper 1/8	01C000h – 01FFFFh	070000h – 07FFFFh	0E0000h – 0FFFFFh	1C0000h – 1FFFFFh
1	0	1	Upper 1/4	018000h – 01FFFFh	060000h – 07FFFFh	0C0000h – 0FFFFFh	180000h – 1FFFFFh
1	1	0	Upper 1/2	010000h – 01FFFFh	040000h – 07FFFFh	080000h – 0FFFFFh	1F0000h – 1FFFFFh
1	1	1	All	000000h – 01FFFFh	000000h – 07FFFFh	000000h – 0FFFFFh	000000h – 1FFFFFh



	Table 14: Bottom Block Protection Address Range Selection (TBPSEL=1)									
BPSEL [2]	BPSEL [1]	BPSEL [0]	Protected Portion	1Mb	4Mb	8Mb	16Mb			
0	0	0	None	None	None	None	None			
0	0	1	Lower 1/64	000000h – 0007FFh	000000h – 001FFFh	000000h – 003FFFh	000000h – 007FFFh			
0	1	0	Lower 1/32	000000h – 00FFFh	000000h – 003FFFh	000000h – 007FFFh	000000h – 00FFFFh			
0	1	1	Lower 1/16	000000h – 001FFFh	000000h – 007FFFh	000000h – 00FFFFh	000000h – 01FFFFh			
1	0	0	Lower 1/8	000000h – 003FFFh	000000h – 00FFFFh	000000h – 01FFFFh	000000h – 03FFFFh			
1	0	1	Lower 1/4	000000h – 007FFFh	000000h – 01FFFFh	000000h – 03FFFFh	000000h – 07FFFFh			
1	1	0	Lower 1/2	000000h – 00FFFFh	000000h – 03FFFFh	000000h – 07FFFFh	000000h – 0FFFFFh			
1	1	1	All	000000h – 01FFFFh	000000h – 07FFFFh	000000h – 0FFFFFh	000000h – 1FFFFFh			

#### Table 14: Bottom Block Protection Address Range Selection (TBPSEL=1)

#### Table 15: Write Protection Modes

WREN (Status Register)	WP#EN (Status Register)	WP# (Pin)	Status & Configuration Registers	Memory <sup>1</sup> Array Protected Area	Memory <sup>1</sup> Array Unprotected Area
0	Х	X	Protected	Protected	Protected
1	0	X	Unprotected	Protected	Unprotected
1	1	Low	Protected	Protected	Unprotected
1	1	High	Unprotected	Protected	Unprotected

Notes:

High: Logic '1' Low: Logic '0' X: Don't Care – Can be Logic '0' or '1' Protected: Write protected Unprotected: Writable 1: Memory address range protection based on Block Protection Bits

#### Augmented Storage Array Protection Register (Read/Write)

Augmented Storage Array Protection register contains options for enabling/disabling data protection for eight 32-byte sections.



Bits	Name	Description	Read / Write	Default State	Selection Options
ASP[7]	ASPS[7]	ASA Section 7 Write Protection Enable/Disable	R/W	0	1: Protection Enabled 0: Protection Disabled
ASP[6]	ASPS[6]	ASA Section 6 Write Protection Enable/Disable	R/W	0	1: Protection Enabled 0: Protection Disabled
ASP[5]	ASPS[5]	ASA Section 5 Write Protection Enable/Disable	R/W	0	1: Protection Enabled 0: Protection Disabled
ASP[4]	ASPS[4]	ASA Section 4 Write Protection Enable/Disable	R/W	0	1: Protection Enabled 0: Protection Disabled
ASP[3]	ASPS[3]	ASA Section 3 Write Protection Enable/Disable	R/W	0	1: Protection Enabled 0: Protection Disabled
ASP[2]	ASPS[2]	ASA Section 2 Write Protection Enable/Disable	R/W	0	1: Protection Enabled 0: Protection Disabled
ASP[1]	ASPS[1]	ASA Section 1 Write Protection Enable/Disable	R/W	0	1: Protection Enabled 0: Protection Disabled
ASP[0]	ASPS[0]	ASA Section 0 Write Protection Enable/Disable	R/W	0	1: Protection Enabled 0: Protection Disabled

#### Table 16: Augmented Storage Array Protection Register - Read and Write

#### Device Identification Register (Read Only)

Device identification register contains Avalanche's Manufacturing ID along with device configuration information.

#### Table 17: Device Identification Register – Read Only

Bits	Avalanche Manufacturer's ID	Device Configuration				
ID[31:0]	ID[31:24]	Interface	Voltage	Temp	Density	Freq
		ID[23:20]	ID[19:16]	ID[15:12]	ID[11:8]	ID[7:0]

Manufacturer ID	anufacturer Interface		Voltage Temperature		Frequency	
31-24	23-20	19-16	15-12	11-8	7-0	
1110 0110	1110 0110 0000-HP QSPI		001040ºC-125ºC	0101 - 16Mb	00000010 - 54MHz	
		0010 - 1.8V				



#### Serial Number Register (Read/Write)

Serial Number register is user writable.

#### Table 18: Serial Number Register – Read and Write

Bits	Name	Description	Read / Write	Default State <sup>1</sup>	Selection Options
SN[63:0]	SN	Serial Number Value	R/W	000000000000 0000h	Value stored is based on the customer

#### Notes:

1: The default value is how the device is shipped from the factory.

#### Unique Identification Register (Read Only)

Unique Identification register contains a number unique to every device.

#### Table 19: Unique ID Register – Read Only

Bits	Name	Description	Read / Write	Selection Options
UID[63:0]	UID	Unique Identification Number Value	R	Value stored is written in the factory and is device specific



### Configuration Register 1 (Read/Write)

Configuration Register 1 controls locking/unlocking data protection options set in the Status register. Once locked, the protection options cannot be changed in the Status register.

Bits	Name	Description	Read / Write	Default State	Selection Options
CR1[7]	RSVD	Reserved	R	0	Reserved for future use
CR1[6]	RSVD	Reserved	R	0	Reserved for future use
CR1[5]	RSVD	Reserved	R	0	Reserved for future use
CR1[4]	RSVD	Reserved	R	0	Reserved for future use
CR1[3]	RSVD	Reserved	R	0	Reserved for future use
CR1[2]	MAPLK	Status Register Lock Enable/Disable (TBSEL, BPSEL[2:0]	R/W	0	1: Lock TBSEL and BPSEL[2:0] 0: Unlock TBSEL and BPSEL[2:0]
CR1[1]	RSVD	Reserved	R	0	Reserved for future use
CR1[0]	ASPLK	Augmented Storage Array Data Protection	R/W	0	<ol> <li>Write Protect Augmented Storage Array</li> <li>Not Write Protect Augmented Storage Array</li> </ol>

#### Configuration Register 2 (Read/Write)

Configuration Register 2 controls the interface type along with memory array access latency.

#### Table 21: Configuration Register 2 – Read and Write

Bits	Name	Description	Read / Write	Default State	Selection Options
CR2[7]	RSVD	Reserved	R	0	Reserved for future use
CR2[6]	QPISL	Quad SPI (QPI 4-4-4) Interface Mode Enable/Disable	R <sup>2</sup>	0	1: Quad SPI (QPI 4-4-4) Enabled 0: Single SPI (SPI 1-1-1) Enabled
CR2[5]	RSVD	Reserved	R	0	Reserved for future use
CR2[4]	DPISL	Dual SPI (DPI 2-2-2) Interface Mode Enable/Disable	R <sup>2</sup>	0	1: Dual SPI (DPI 2-2-2) Enabled 0: Single SPI (SPI 1-1-1) Enabled
CR2[3]	MLATS[3]	Memory Array Read Latency	R/W	0	0000: 0 Cycles - Default 0001: 1 Cycle 0010: 2 Cycles
CR2[2]	MLATS[2]	Selection <sup>1</sup>		0	0011: 3 Cycles 0100: 4 Cycles 0101: 5 Cycles



Bits	Name	Description	Read / Write	Default State	Selection Options
CR2[1]	MLATS[1]			0	0110: 6 Cycles 0111: 7 Cycles 1000: 8 Cycles
CR2[0]	MLATS[0]			0	1001: 9 Cycle 1010: 10 Cycles 1011: 11 Cycles 1100: 12 Cycles 1101: 13 Cycles 1110: 14 Cycles 1111: 15 Cycles

Notes:

1: Latency is frequency dependent. Please consult *Table 22* and *Table 23*.

2: These interface options can only be set through instructions.



Latanav	Max Frequency		
Latency	ASxxxx2x054xx		
(1-1-1) SDR			
	54MHz		
8-15	54MHz		
	54MHz		
	54MHz		
12-15	54MHz		
	54MHz		

 Table 22: Memory Array Read Latency Cycles vs. Maximum Clock Frequency (with XIP)

Table 23: Memory Read Latency Cycles vs.	Maximum Clock Frequency (without XIP)
--	---------------------------------------

Read Type	Latency	Max Frequency ASxxxx2x054xx		
(1-1-1) SDR	8-15	54MHz		
(2-2-2) SDR	8-15	54MHz		
(4-4-4) SDR	8-15	54MHz		

Table 24: Augmented Storage Array Read Latency Cycles vs. Maximum Clock Frequency

Read Type	Latency	Max Frequency ASxxxx2x054xx
(1-1-1) SDR	8-15	40MHz

Read Type	Max Frequency	Latency Cycles
(1-1-1) SDR	54MHz	8
(2-2-2) SDR	54MHz	4
(4-4-4) SDR	54MHz	2



#### Configuration Register 3 (Read/Write)

Configuration Register 3 controls the output driver strength along with read data wrap selection.

#### Table 26: Configuration Register 3 – Read and Write

Bits	Name	Description	Read	Default		Selection
DILS	Name	Description	/ Write	1.8V	3.0V	Options
CR3[7]	ODSEL[2]			0	0	1.8V         3.0V           000:         45Ω <sup>1</sup> 35Ω           001:         120Ω         75Ω
CR3[6]	ODSEL[1]	Output Driver Strength Selector	R/W	0	1	010: 90Ω 60Ω 011: 70Ω 45Ω <sup>1</sup> 100: 45Ω 35Ω
CR3[5]	ODSEL[0]			0	0 1	101: 60Ω 40Ω 110: 30Ω 20Ω 111: 20Ω 15Ω
CR3[4]	WRAPS	Read WRAP Enable / Disable (16/32/64/128/256 Byte)	R/W	/ 0		1: Read Data Wrap Enabled 0: Read Data Wrap Disabled
CR3[3]	RSVD	Reserved	R	0		Reserved for future use
CR3[2]	WRPLS[2]			(	)	000: 16-byte Boundary 001: 32-byte Boundary 010: 64-byte Boundary
CR3[1]	WRPLS[1]	Wrap Length Selector <sup>2</sup>	R/W	(	)	011: 128-byte Boundary 100: 256-byte Boundary 101: Reserved
CR3[0]	WRPLS[0]			(	)	110: Reserved 111: Reserved

#### Notes:

1: Default Setting (V<sub>cc</sub> dependent).

2: If Wrap is enabled, the read data wraps within an aligned 16/32/64/128/256-byte boundary at any address. The starting address entered selects the group of bytes and the first data returned is the addressed byte. Bytes are then read sequentially until the end of the group boundary is reached. If read continues, the address wraps to the beginning of the group and continues to read sequentially.



#### Configuration Register 4 (Read/Write)

Configuration Register 4 controls Write Enable protection (WREN – Status Register) reset functionality during memory array writing<sup>1</sup>. This functionality makes SPI MRAM compatible to other SPI devices.

Bits	Name	Description	Read / Write	Default State	Selection Options
CR4[7]	RSVD	Reserved		0	Reserved for future use
CR4[6]	RSVD	Reserved		0	Reserved for future use
CR4[5]	RSVD	WREN Reset Selector (Memory & Augmented Storage		0	Reserved for future use
CR4[4]	RSVD			0	Reserved for future use
CR4[3]	RSVD			0	Reserved for future use
CR4[2]	RSVD			1	Reserved <sup>2</sup>
CR4[1]	WRENS[1]		R/W	0	00: Normal: WREN is prerequisite to all Memory Array Write instruction. (WREN is reset after CS# goes High) 01: SRAM: WREN is not a prerequisite to
CR4[0]	WRENS[0]			1	Memory Array Write instruction (WREN is ignored) 10: Back-to-Back: WREN is prerequisite to only the first Memory Array Write instruction. WREN disable instruction must be executed to reset WREN. (WREN does not reset once CS# goes High) 11: Illegal - Reserved for future use

#### Table 27: Configuration Register 4 – Read and Write

Notes:

1: Write Enable protection (WREN – Status Register) for Registers is maintained irrespective of the Configuration Register 4 settings. In other words, all register write instructions require WREN to be set and WREN resets once CS# goes High for the write instruction.

2: Must be set to "1". Writing a "0" to this bit may impact device functionality.



### **Instruction Set**

#### Table 28: Instruction Set

#	Instruction Name	Command (Opcode)	(1-0-0)	(1-0-1)	(1-1-1)	(1-1-2)	(1-2-2)	(2-0-0)	(2-0-2)	(2-2-2)	(1-1-4)	(1-4-4)	(4-0-0)	(4-0-4)	(4-4-4)	XIP	SDR	Latency Cycles	Data Bytes	Max. Frequency	Prerequisite
1	No Operation	NOOP 00h	•					•					•				•			54 MHz	
2	Write Enable	WREN 06h	•					•					•				•			54 MHz	
3	Write Disable	WRDI 04h	•					•					•				•			54 MHz	
4	Enable DPI	DPIE 37h	•										•				•			54 MHz	
5	Enable QPI	QPIE 38h	•					•									•			54 MHz	
6	Enable SPI	SPIE FFh						•					•				•			54 MHz	
7	Enter Deep Power Down	DPDE B9h	•					•					•				•			54 MHz	
8	Enter Hibernate	HBNE BAh	•					•					•				•			54 MHz	
9	Software Reset Enable	SRTE 66h	•					•					•				•			54 MHz	
10	Software Reset	SRST 99h	•					•					•				•			54 MHz	SRTE
11	Exit Deep Power Down	DPDX ABh	•					•					•				•			54 <sup>7</sup> MHz	
12	Read Status Register	RDSR 05h		•					•					•			•		1	54 MHz	

Revision: P



#### Latency Cycles Max. Frequency Prerequisite Command (Opcode) Data Bytes (1-0-0) (1-0-1) (1-1-1) (1-1-2) (1-2-2) (2-0-0) (2-0-2) (2-2-2) (1-1-4) (4-0-4) (4-4-4) (1-4-4) (4-0-0) SDR Instruction ХР # Name RDC1 54 **Read Configuration Register 1** ٠ ٠ 13 ٠ ٠ 1 35h MHz RDC2 54 14 **Read Configuration Register 2** ٠ ٠ ٠ ٠ 1 3Fh MHz RDC3 54 MHz **Read Configuration Register 3** 15 ٠ ٠ ٠ ٠ 1 44h RDC4 54 **Read Configuration Register 4** 16 ٠ ٠ ٠ ٠ 1 MHz 45h RDCX 54 Read Configuration Register 1, 2, 3, 4 17 ٠ ٠ ٠ ٠ 4 46h MHz RDID 54 **Read Device ID** ٠ ٠ ٠ 4 18 ٠ MHz 9Fh RUID 54 Read Unique ID 19 ٠ • • ٠ 8 MHz 4Ch RDSN 54 **Read Serial Number Register** ٠ 20 ٠ ٠ ٠ 8 MHz C3h **Read Augmented Array Protection** RDAP 54 21 ٠ ٠ ٠ ٠ 1 14h MHz Register RDAR 54 Read Any Register - Address Based ٠ ٠ ٠ 1 to 8 22 ٠ ٠ MHz 65h WRSR 54 Write Status Register 23 ٠ ٠ ٠ ٠ 1 WREN MHz 01h WRCX 54 Write Configuration Registers 1, 2, 3, 4 24 ٠ • 4 WREN ٠ ٠ MHz 87h WRSN 54 Write Serial Number Register ٠ 8 WREN 25 ٠ ٠ ٠ C2h MHz

#### 16Mbit SPI (4-4-4) P-SRAM Memory



#### Latency Cycles Max. Frequency Prerequisite Command (Opcode) Data Bytes (1-0-0) (1-0-1) (1-1-1) (1-1-2) (1-2-2) (2-0-0) (2-0-2) (2-2-2) (1-1-4) (4-0-4) (4-4-4) (1-4-4) (4-0-0) SDR Instruction ХР # Name Write Augmented Array Protection WRAP 54 ٠ WREN 26 ٠ ٠ ٠ 1 MHz Register 1Ah WRAR 54 27 Write Any Register - Address Based ٠ ٠ ٠ ٠ 1 to 8 WREN 71h MHz READ 50 MHz 28 Read Memory Array - SDR ٠ ٠ 1 to ∞ 03h RDFT 54 29 Fast Read Memory Array - SDR ٠ ٠ ٠ • ٠ ٠ 1 to ∞ MHz 0Bh RDDO 54 Read Dual Output Memory Array - SDR 30 ٠ ٠ ٠ 1 to ∞ ٠ 3Bh MHz RDQO 54 Read Quad Output Memory Array - SDR ٠ 31 ٠ ٠ ٠ 1 to ∞ MHz 6Bh RDDI 54 Read Dual I/O Memory Read - SDR 32 • ٠ ٠ ٠ 1 to ∞ MHz BBh RDQI 54 Read Quad I/O Memory Read - SDR 33 ٠ ٠ ٠ ٠ 1 to ∞ MHz EBh WRTE 54 Write Memory Array - SDR ٠ ٠ 1 to ∞ WREN 34 MHz 02h WRFT 54 Fast Write Memory Array - SDR WREN ٠ ٠ ٠ 1 to ∞ 35 ٠ ٠ MHz DAh WDUI 54 Write Dual Input Memory Array - SDR 36 • ٠ ٠ 1 to ∞ WREN MHz A2h WQDI 54 Write Quad Input Memory Array - SDR 37 ٠ 1 to ∞ WREN ٠ ٠ MHz 32h WDIO 54 Write Dual I/O Memory Array - SDR 1 to ∞ WREN 38 ٠ ٠ ٠ MHz A1h

#### 16Mbit SPI (4-4-4) P-SRAM Memory



#	Instruction Name	Command (Opcode)	(1-0-0)	(1-0-1)	(1-1-1)	(1-1-2)	(1-2-2)	(2-0-0)	(2-0-2)	(2-2-2)	(1-1-4)	(1-4-4)	(4-0-0)	(4-0-4)	(4-4-4)	XIP	SDR	Latency Cycles	Data Bytes	Max. Frequency	Prerequisite
39	Write Quad I/O Memory Array - SDR	WQIO D2h										•				•	•		1 to ∞	54 MHz	WREN
40	Read Augmented Storage Array - SDR	RDAS 4Bh			•												•	•	1 to 256	50 MHz	
41	Write Augmented Storage Array - SDR	WRAS 42h			•												•		1 to 256	54 MHz	WREN

#### Notes:

1: A typical SPI instruction consists of command, address and data components. The bus width to transmit these three components varies based on the SPI interface mode selected. To accurately represent the number of I/Os used to transmit these three components, a nomenclature (command-address-data) is adopted and used throughout this document. Integers placed in the (command-address-data) fields represent the number of I/Os used to transmit the particular component. As an example, 1-1-1 means command, address and data are transmitted on a single I/O (SI / IO[0] or SO / IO[1]). On the other hand, 1-4-4 represents command being sent on a single I/O (SI / IO[0]) and address/data being sent on four I/Os (IO[3:0]).

2: XIP allows completing a series of read and write instructions without having to individually load the read or write command for each instruction. A special mode byte must be entered after the address bits to enable/disable XIP – Axh / Fxh.

3: Read instruction must include Latency cycles to meet higher frequency. They are configurable (Configuration Register 2 – CR2[3:0]) and frequency dependent.

4: The augmented storage array is 256-Bytes in size. The address bits ADDR[23:8] must be Logic '0' for this instruction.

5: Registers do not wrap data during reads. Reading beyond the specified number of bytes will yield indeterminate data.

6: WREN prerequisite for array writing is configurable (Configuration Register 4 – CR4[1:0]).

7: For the Exit Deep Power Down command, the maximum frequency is 54MHz for 1-1-1 operation and 36MHz for 2-2-2 and 4-4-4 operations.



### **Instruction Description and Structures**

All communication between a host and ASx016A04 is in the form of instructions. Instructions define the operation that must be executed. Instructions consist of a command followed by an optional address modifier and data transfer to or from ASx016A04. All command, address and data information is transferred sequentially. Instructions are structured as follows:

- Each instruction begins with CS# going Low (logic '0') and ends with CS# returning High (Logic'1').
- CLK marks the transfer of each bit.
- Each instructions starts out with an 8-bit command. The command selects the type of operation ASx016A04 must perform. The command is transferred on the rising edges of CLK.
- The command can be stand alone or followed by address to select a memory location or register. The address is always 24-bits wide.
- The address bits are followed by data bits.
- In normal operational mode, Write instructions must be preceded by the WREN instruction. WREN instruction sets the WREN bit in the Status register. WREN bit is reset at the end of every Write instruction. WREN bit can also be reset by executing the WRDI instruction. ASx016A04 offers two other modes, namely SRAM and Back-to-Back Write where WREN does not get reset after a write instruction to the memory array or the augmented storage array. These modes are set in Configuration Register 4.
- ASx016A04 is a high performance serial memory and at higher frequencies, read instructions require latency cycles to compensate for the memory array access time. The number of latency cycles required depends on the operational frequency and is configurable – Configuration Register 2. The latency cycles are inserted after the address bits before the data comes out of ASx016A04.
- For Read and Write instructions, ASx016A04 offers XIP mode. XIP allows similar instructions to be executed sequentially without incurring the command cycles overhead. XIP is enabled by entering byte Axh and disabled by entering byte Fxh. These respective bytes must be entered following the address bits.
- For Read instructions, ASx016A04 offers wrap mode. Wrap bursts are confined to address aligned 16/32/64/128/256 byte boundary. The read address can start anywhere within the wrap boundary. 16/32/64/128/256 wrap configuration is set in Configuration Register 3.
- The entire memory array can be read from or written to using a single read or write instruction. After the staring address is entered, subsequent address are internally incremented as long as CS# is Low and CLK continues to cycle.
- All commands, address and data are shifted with the most significant bit first.

Figure 8 to Figure 24 show the description of SDR instruction types supported.



#### Figure 8: Description of (1-0-0) Instruction Type



#### Figure 9: Description of (1-0-1) Instruction Type



Figure 10: Description of (1-1-1) Instruction Type (Without XIP)







Figure 11: Description of (1-1-1) Augmented Storage Instruction Type





Figure 14: Description of (1-2-2) Instruction Type (With XIP)

Figure 15: Description of (2-0-0) Instruction Type













#### Figure 18: Description of (2-2-2) Instruction Type (With XIP)







Figure 19: Description of (1-1-4) Instruction Type (With XIP)









Figure 21: Description of (4-0-0) Instruction Type

#### Figure 22: Description of (4-0-4) Instruction Type






Figure 23: Description of (4-4-4) Any Register Instruction Type





## Figure 24: Description of (4-4-4) Instruction Type (With XIP)



# **Electrical Specifications**

······································								
Parameter / Condition		Minimum	Typical	Maximum	Units			
Operating Temperature	Industrial Extended	-40.0	-	125.0	°C			
V <sub>cc</sub> Supply Voltage (3.0V)	3.0V	2.7	3.0	3.6	V			
V <sub>cc</sub> Supply Voltage (1.8V)	1.8V	1.71	1.8	2.0	V			
V <sub>ss</sub> Supply Voltage		0.0	0.0	0.0	V			

#### Table 29: Tested Operating Conditions

## Table 30: Pin Capacitance

Parameter	Test Conditions	Symbol	Maximum	Units
Input Pin Capacitance	TEMP = 25°C; f = 1 MHz; V <sub>IN</sub> = 3.0V	CIN	5.0	pF
Output Pin Capacitance	TEMP = 25°C; f = 1 MHz; V <sub>IN</sub> = 3.0V	CINOUT	6.0	pF

#### Table 31: Endurance & Retention

Parameter	Symbol	Test Conditions	Minimum	Units
Write Endurance	END	-	10 <sup>16</sup>	cycles
		125°C	10	
		105°C	10	
Data Retention	RET	85°C	1,000	years
		75°C	10,000	
		65°C	1,000,000	



# 16Mbit SPI (4-4-4) P-SRAM Memory

		Test Conditions		3.0V E			
Parameter	Symbol			Minimum	Typical	Maximum	Units
Read Current (1-1-1) SDR	IREAD1			-	8	9	mA
Read Current (2-2-2) SDR	IREAD2	− Vcc = 3.6V, louт=0mA, CLK=54MHz (VIL / VIH),		-	9	10	mA
Read Current (4-4-4) SDR	I <sub>READ3</sub>	CS#= VIL, SI= VIL or VIH		-	10	12	mA
Write Current (1-1-1) SDR	I <sub>WRITE1</sub>	)/ 2 6)/   0m/		-	14	16	mA
Write Current (2-2-2) SDR	IWRITE2	Vcc = 3.6V, lоuт=0mA, CLK=54MHz (Vı∟/ Vıн),		-	17	20	mA
Write Current (4-4-4) SDR	IWRITE3	CS#= VIL, SI= VIL or VIH		-	22	25	mA
		V <sub>CC</sub> = 3.6V, CLK=V <sub>CC</sub> , CS#=V <sub>CC</sub> , SI=V <sub>CC</sub>	Ta = 25⁰C	-	160	-	μA
Standby Current	I <sub>SB</sub>		Ta = 85⁰C	-	-	400	μA
			Ta =105⁰C	-	-	600	μA
Deep Power Down Current	I <sub>DPD</sub>	$V_{CC} = 3.6V, CLK=V_{CC}, CS\#=$	$V_{CC} = 3.6V, CLK=V_{CC}, CS\#=V_{CC}, SI=V_{CC}$		5	25	μA
Hibernate Current	I <sub>HBN</sub>	$V_{CC} = 3.6V, CLK=V_{CC}, CS\#=$	V <sub>CC</sub> , SI=V <sub>CC</sub>	-	0.1	-	μA
Input Leakage Current	lu	VIN=0 to Vcc (max	()	-	-	±1.0	μA
Output Leakage Current	ILO	V <sub>OUT</sub> =0 to V <sub>CC</sub> (ma	x)	-	-	±1.0	μA
Input High Voltage	Vін			0.7xVcc	-	Vcc+0.3	V
Input Low Voltage	VIL			-0.3	-	0.3xVcc	V
Output High Voltage Level	Vон	I <sub>OH</sub> = -100μA		V <sub>CC</sub> -0.2	-	-	V
	VOH	I <sub>ОН</sub> = -1mA		2.4	-	-	V
Output Low Voltage Level	Vol	I <sub>OL</sub> = 150μA		-	-	0.2	V
	VOL	$I_{OL} = 2mA$	I <sub>OL</sub> = 2mA		-	0.4	V

### Table 32: 3.0V DC Characteristics

## Table 33: 1.8V DC Characteristics

		Test Conditions		1.8V Device (1.71V-2.0V)			
Parameter	Symbol			Minimum	Typical	Maximum	Units
Read Current (1-1-1) SDR	IREAD1	V(		-	5	8	mA
Read Current (2-2-2) SDR	I <sub>READ2</sub>	Vcc = 2.0V, Iout=0mA, CLK=54MHz (VIL / VIH),		-	6	9	mA
Read Current (4-4-4) SDR	I <sub>READ3</sub>	CS#= VIL, SI= VIL or VIH		-	7	11	mA
Write Current (1-1-1) SDR		V/ 2.0V/ I 0mA		-	13	15	mA
Write Current (2-2-2) SDR	IWRITE2	− V <sub>CC</sub> = 2.0V, I <sub>OUT</sub> =0mA, CLK=54MHz (V <sub>IL</sub> / V <sub>IH</sub> ),		-	16	19	mA
Write Current (4-4-4) SDR	I <sub>WRITE3</sub>	CS#= VIL, SI= VIL or VIH		-	20	23	mA
			Ta = 25⁰C	-	140	-	μA
Standby Current	I <sub>SB</sub>	Vcc = 2.0V, CLK=Vcc, CS#=Vcc, SI=Vcc	Ta = 85⁰C	-	-	350	μA
			Ta=105ºC	-	-	500	μA



# 16Mbit SPI (4-4-4) P-SRAM Memory

			1.8V D			
Parameter	Symbol Test Conditions		Minimum	Typical	Maximum	Units
Deep Power Down Current	Idpd	Vcc = 2.0V, CLK=Vcc, CS#=Vcc, SI=Vcc	-	4	20	μA
Hibernate Current	Інви	Vcc = 2.0V, CLK=Vcc, CS#=Vcc, SI=Vcc	-	0.1	-	μA
Input Leakage Current	lu	V <sub>IN</sub> =0 to V <sub>CC</sub> (max)	-	-	±1.0	μA
WP# Leakage Current	Iwp#LI	V <sub>IN</sub> =0 to V <sub>CC</sub> (max)	-100.0	-	+1.0	μA
Output Leakage Current	ILO	Vout=0 to Vcc (max)	-	-	±1.0	μA
Input High Voltage	Vih		0.7xV <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V
Input Low Voltage	VIL		-0.3	-	0.3xVcc	V
Output Llink Voltono Loval	N	Іон = -100μА	Vcc-0.2	-	-	V
Output High Voltage Level Vo	Vон	I <sub>OH</sub> = -1mA	1.5	-	-	V
	N	I <sub>OL</sub> = 150μA	-	-	0.2	V
Output Low Voltage Level	Vol	I <sub>OL</sub> = 2mA	-	-	0.4	V



# Absolute Maximum Ratings

Stresses greater that those listed may cause permanent damage to the device. This is a stress rating only. Exposure to maximum rating for extended periods may adversely affect reliability.

Parameter	Minimum	Maximum	Units
Magnetic Field During Write		24000	A/m
Magnetic Field During Read		24000	A/m
Junction Temperature		125	°C
Storage Temperature	-55 to 150		°C
ESD HBM (Human Body Model) ANSI/ESDA/JEDEC JS-001-2017	≥  2000 V		V
ESD CDM (Charged Device Model) ANSI/ESDA/JEDEC JS-002-2018	≥  500 V		V
Latch-Up (I-test) JESD78	≥  100 mA		mA
Latch-Up (Vsupply over-voltage test) JESD78	Passed		

#### Table 34: Absolute Maximum Ratings

#### Table 35: AC Test Conditions

Parameter	Value
Input pulse levels	0.0V to V <sub>CC</sub>
Input rise and fall times	3.0ns
Input and output measurement timing levels	Vcc/2
Output Load	CL = 30.0pF



# **CS#** Operation & Timing



#### Table 36: CS# Operation

Parameter	Symbol	Minimum	Maximum	Units
Clock Frequency	fськ	1	54	MHz
Clock Low Time	tc∟	0.45 * 1/ fclк	-	ns
Clock High Time	tсн	0.45 * 1/ fclк	-	ns
Chip Deselect Time after Read Cycle	tcs1	20	-	ns
Chip Deselect Time after Register Write Cycle <sup>1</sup>	tcs2	5	-	μs
Chip Deselect Time after Write Cycle (SPI)	tcs3	280	-	ns
Chip Deselect Time after Write Cycle (DPI)	tcs4	350	-	ns
Chip Deselect Time after Write Cycle (QPI)	tcs5	490 <sup>2</sup>	-	ns
CS# Setup Time (w.r.t CLK)	tcss	5	-	ns
CS# Hold Time (w.r.t CLK)	tсsн	4	-	ns
Notes:				

Power supplies must be stable 1:SDR operation only 2:For single byte operations, tcs5 is 280ns

# Command, Address, XIP and Data Input Operation & Timing

Figure 26: SDR Command, Address and Data Input Operation & Timing





# Table 37: SDR Command, Address, XIP, and Data Input Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
Data Setup Time (w.r.t CLK)	tsu	2.0	-	ns
Data Hold Time (w.r.t CLK)	thd	3.0	-	ns

Notes:

Power supplies must be stable

#### Figure 27: DDR Command, Address and Data Input Operation & Timing



#### Table 38: DDR Command, Address, XIP, and Data Input Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
Data Setup Time (w.r.t CLK)	tsu	4.0	-	ns
Data Hold Time (w.r.t CLK)	tнD	4.0	-	ns

Notes:

Power supplies must be stable



# **Data Output Operation & Timing**



Table 39: SDR Data Output Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
CLK Low to Output Low Z (Active)	tclz	0	-	ns
Output Valid (w.r.t CLK)	tco	-	7.0	ns
Output Hold Time (w.r.t CLK)	tон	1.0	-	ns
Output Disable Time (w.r.t CS#)	tHZCS	-	7.0	ns

Notes:

Power supplies must be stable



#### Figure 29: DDR Data Output Operation & Timing

### Table 40: DDR Data Output Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
CLK Low to Output Low Z (Active)	tcLz	0	-	ns
Output Valid (w.r.t CLK)	tco	-	7.0	ns
Output Hold Time (w.r.t CLK)	tон	1.0	-	ns
Output Disable Time (w.r.t CS#)	tHZCS	-	6.0	ns

Notes: Power supplies must be stable



# **WP# Operation & Timing**

# Figure 30: WP# Operation & Timing



## Table 41: WP# Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
WP# Setup Time (w.r.t CS#)	t <sub>WPSU</sub>	20	-	ns
WP# Hold Time (w.r.t CS#)	twPHD	20	-	ns

#### Notes:

Power supplies must be stable

# **JEDEC Reset Operation & Timing**







# Table 42: JEDEC Reset Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
CS# Low Time	tcL	1.0	-	μs
CS# High Time	tсн	1.0	-	μs
SI Setup Time (w.r.t CS#)	ts∪	5.0	-	ns
SI Hold Time (w.r.t CS#)	tнD	5.0	-	ns
JEDEC Hardware Reset	treset	-	450.0	μs
Software Reset <sup>1</sup>	tsrst	-	50.0	μs

Notes:

Power supplies must be stable

1: Software Reset timing is for Instruction based Reset (SRST)



# Enter Deep Power Down Command (EDP - B9h)

The command sequences are shown below. Executing the Enter Deep Power down (EDP) command is the only way to put the device in the deep power down mode. The device consumption drops to I<sub>DP</sub>.

The deep power down mode subsequently reduces the standby current from  $I_{SB}$  to  $I_{DP}$ . No other command must be issued while the device is in deep power down mode.

To enter the deep power down mode, CS# is driven low, following the enter deep power down (EDPD) command, CS# must be driven high after the eighth bit of the command code has been latched in or the EDP command



will not be executed. After CS# is driven high, it requires a delay of  $t_{EDPD}$  (Table 6 and 7) before the supply current is reduced to  $I_{DP}$  and the Deep Power Down mode is entered. The command can be issued in SPI or QPI modes.

Figure 32: Enter Deep Power Down in SPI Command Sequence



Figure 39: Enter Deep Power Down in DPI Command Sequence



Figure 40: Enter Deep Power Down in QPI Command Sequence



## Exit Deep Power Down Command (EXDPD - ABh)

The command sequences are shown below. There are two ways to exit deep power down mode:

- 1. Toggling CS# with a CS# pulse width of tCSDPD while CLK and I/Os are Don't Care. During waking up from deep power down, I/Os remain to be in high Z.
- 2. Driving CS# low follows with the Exit Deep Power Down (EXDPD) command. CS# must be driven high after the eight bit of the command code has been latched in or the EXDPD command will not executed.



Figure 41: Exit Deep Power Down by Toggling CS#



Figure 42: Exit Deep Power Down in SPI Command Sequence

It requires a delay of t<sub>EXDPD</sub> (Table 6 and 7) before the device can fully exit the deep power down mode and enter standby mode. The command can be issued in SPI, DPI, and QPI mode. Status of all non-volatile bits in registers remains unchanged when the device enters or exits the deep power down mode.



Figure 43: Exit Deep Power Down in DPI Command Sequence



Figure 44: Exit Deep Power Down in QPI Command Sequence



# Enter Hibernate Command (EHBN – BAh)

The command sequences are shown below. Executing the Enter Hibernate command is the only way to put the device in the hibernate mode. The device drops down to the lowest power consumption mode: I<sub>HBN</sub>. When in hibernate mode, the CLK and SI pins are ignored and SO will be high-Z.

To enter the hibernate mode, CS# is driven low, following the Enter Hibernate (EHBN) command. After CS# is driven high, it requires a delay of  $t_{\text{ENTHIB}}$  time (Table 6 and 7) before the supply current is reduced to  $I_{\text{HBN}}$  and hibernate mode is entered.

Toggling CS# (low to high) will return the device to standby mode. The command can be issued in SPI, DPI, and QPI modes.



Figure 45: Enter Hibernate in SPI Command Sequence



Figure 46: Enter Hibernate in DPI Command Sequence



Figure 47: Enter Hibernate in QPI Command Sequence



# **Thermal Resistance**

## Table 43: Thermal Resistance

Parameter	Description	Test Conditions	8-pad WSON	8-pin SOIC	Unit
θja	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures	43.67	53.59	°C/W
θις	Thermal resistance (junction to case)	for measuring thermal impedance, per EIA/JESD51	18.54	4.29	

Notes:

1: These parameters are guaranteed by characterization; not tested in production.



# **Product Use Limitations**

Avalanche reserves the right to make changes to the information in this document, and related hardware, software and system (collectively referred to as "**Products**") without notice. This document supersedes and replaces any and all prior or contemporaneous information or arrangement of any kind relating to the subject matter hereof. This document and any information set forth herein may not be reproduced without the prior written permission from Avalanche.

<u>Critical Applications</u>. Products are not authorized for use in applications in which failure of the Avalanche component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("**Critical Applications**"). Avalanche assumes no liability for Products if used for Critical Applications. Should customer or distributor purchase, use, or sell any Avalanche component for Critical Applications, customer and distributor shall indemnify and hold harmless Avalanche and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such Critical Application, whether or not Avalanche or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Products.

<u>Automotive Applications</u>. Products are not rated for use in automotive applications unless specified by Avalanche. Avalanche assumes no liability for Products if used for automotive applications. Distributor and customer shall assume the sole risk and liability for such use and shall indemnify and hold Avalanche harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of Products in automotive applications.

<u>Customer Responsibility</u>. Customers are solely responsible for the design and operation of their systems using Products. It is customer's sole responsibility to determine whether Products are suited for their system. Customers are required to incorporate good safety design measures and adequate safeguards to eliminate risks of personal injury, death, or severe property or environmental damages that could result from failure of Products. AVALANCHE ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS AND DAMAGES OR LOSSES OCCURING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

Products are not to be used in applications that would violate any relevant export laws and regulations of the United States and Japan and all other countries having competent jurisdiction ("Export Laws") to ensure neither MRAM products nor any direct product thereof is: (i) exported or re-exported directly or indirectly in violation of Export Laws; or (ii) used for any purpose prohibited by the Export Laws, including but not limited to nuclear, chemical, or biological weapons proliferation.

The information contained herein is presented only as guidance for Product use. Avalanche assumes no responsibility for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Products. No license to any intellectual property right is granted by this document, whether expressed or implied. You may not perform compositional, structural, functional or other analysis of Products, or undertake deconvolution or reverse engineering with respect to Products.

#### Limited Warranty

In no event shall Avalanche and its representatives be liable for any indirect, incidental, punitive, special or consequential damages (including but not limited to loss of use, revenue or profit), whether or not such damages are based on tort, warranty, breach of contract or other legal theory.

In no event shall Avalanche's aggregate liability for any breach, warranty, indemnity or other obligation or liability arising out of or in connection with the sale of Products or the use of any Products exceed the purchase price of the particular Product(s) or services with respect to which losses or damages are claimed.



# **Revision History**

Revision Date		Change Summary		
REV J	03/04/2020	Added ESD and Latch-up specifications (Table 36). Corrected table numbering. Removed 3 rows on Table 23 with latency and changed to 50MHz for 108. Table 28: Instructions Set Read 03h: Removed 2-2-2, 4-4-4 and latency cycles dots, freq=50MHz Write 02h: Removed 2-2-2 and 4-4-4 dots. RDAS 4Bh: Added latency cycles dot, removed 2-2-2 and 4-4-4 dots, freq=50MH WRAS 42h: Removed 2-2-2 and 4-4-4 dots. Added Table 24 for Augment Storage Array Read Latency vs Max Frequency. Removed Augmented Storage Protection Register from Table 11. Added Augmented Storage (1-1-1) Figure 12. Changed 2-2-2 and 4-4-4 (Figure 18 and 24) to Any Register Instruction diagrams Changed all XIP diagrams from 0-15 dummy cycles to 8-15 latency cycles. Removed 0-15 dummy cycles from 1-1-1 without XIP (Figure 11). Changed tCSDPD to 50ns in Table 6 and Table 7. Removed Advanced from the footer.		
REV K	06/03/2020	Swapped Standby and Deep Power Down in Figure 38. Removed mode in Figures 39, 45 and 46. Added junction and storage temperature specifications. Combined magnetic immunity and ESD tables. Updated burn-in specification and part numbers. Removed Serial Number Register from Table 11. Updated latency values in Table 22. Updated lcc and lsb values in Tables 32 and 33. Updated chip deselect values in Table 36 and Note 1. Added note 7 for Table 28.		
REV L	07/17/2020	Updated ICC values in Tables 32 and 33. Corrected Figures 38 and 42.		
REV M	09/11/2020	Removed 1Mb, 4Mb, 8Mb densities and BGA package options. Changed the burn in temperature to 125°C. Changed Endurance to 10 <sup>14</sup> write cycles. Added thermal resistance specifications.		
REV N	10/08/2020	Removed 108MHz operation, DDR mode Changed Endurance back to 10 <sup>16</sup> Updated Ordering Part Number decoder and valid product OPN table		
REV O	07/16/2021	Added REACH Compliance Updated Product Use Limitations		
REV P	03/15/2022	Corrected Manufacturer ID Temp field from 0002 to 0010		