

# Space-Grade High Performance Dual-Quad Serial Persistent SRAM Memory

(AS301G208, AS302G208, AS304G208, AS308G208)

# **Features**

- Interface
  - Dual Quad SPI support 8-bit wide transfer
    - Dual QPI (4-4-4) up to 108MHz SDR
    - Dual QPI (4-4-4) up to 54MHz DDR
- Technology
  - 22nm pMTJ STT-MRAM
    - Data Endurance: 10<sup>16</sup> write cycles
  - Data Retention: 20 years @ 85°C
- Density
  - 1Gb, 2Gb, 4Gb, 8Gb
  - Operating Voltage Range
    - V<sub>CC</sub>: 2.70V 3.60V
    - VCCIO: 1.8V, 2.5V, 3.0V, 3.3V \*\*\*
- Operating Temperature Range
  - Industrial Extended: -40°C to 125°C

- 96-ball FBGA (20mm x 20mm)
- Data Protection
  - Hardware Based
    - Dedicated Hardware Signals (HBP0, HBP1, HBP2) in conjunction with Top/Bottom Select Signal (HTBSEL)
  - Software Based
  - Address Range Selectable through Configuration bits (Top/Bottom, Block Protect [2:0])
- Identification
  - 64-bit Unique ID
  - 64-bit User Programmable Serial Number
- Supports JEDEC Reset
- 48-hour burn-in at 125°C
- RoHS & REACH Compliant \*
- PEMS-INST-001 Flow \*\*

Packages

- \* Leaded Balls available
- \*\* PEMS-INST-001 Flow available as custom option
- \*\*\*  $V_{CCIO}$  can be set to any voltage within the following range: 1.71V 3.60V



# **Table of Contents**

Revision: E Avalanche Technology	Page 2   56
Data Output Operation & Timing	
CS# Operation & Timing	
Electrical Specifications	
Instruction Description and Structures	
Instruction Set	
Error Correction Code (ECC) – Error Count Register	
Error Correction Code (ECC) Test – Data Output Register	
Error Correction Code (ECC) Test – Error Injection	
Error Correction Code (ECC) Test – Data Input Register	
Interrupt Configuration Register (Read/Write)	
Configuration Register 1 (Read/Write) Configuration Register 2 (Read/Write)	
Unique Identification Register (Read Only)	
Device Identification Register (Read Only)	
Software Block Protection	
Status Register / Device Protection Register (Read/Write)	
Register Map	
Hardware Block Protection	
Read any Register Addresses	20
Address Range	
Memory Map	
Device Initialization	
Package Drawings	
96-ball FBGA (Balls Down, Top View)	
Package Options	
Signal Description and Assignment	
Valid Combinations — Standard	
Ordering Options	
General Description	
Table of Contents	2
Features	1



WP# Operation & Timing	52
JEDEC Reset Operation & Timing	53
Thermal Resistance	54
Product Use Limitations	55
Limited Warranty	55

Figure 1: Ordering Options		6
Figure 2: Device Pinout		
Figure 3: Single CS# System	Block Diagram	
Figure 4: Dual-CS# System B	lock Diagram	9
Figure 5: 96-ball FBGA		
Figure 6: 96-ball FBGA		
Figure 7: Functional Block D	iagram – Dual QSPI Device 1	
Figure 8: Functional Block D	iagram – Dual QSPI Device 2	
Figure 9: Power-Up Behavior	,	
Figure 10: Power-Down Beha	vior	
Figure 12: Description of (1-0	0-0) Instruction Type	
	0-1) Instruction Type	
	-1) Instruction Type (Without XIP)	
	-1) Instruction Type (With XIP)	
Figure 16: Description of (1-1	-1) Instruction Type (Without XIP)*	
Figure 17: Description of (1-1	-4) Instruction Type (Without XIP)	
	I-4) Instruction Type with XIP	
	I-4) Instruction Type with XIP	
	-1) DDR Instruction Type (With XIP)	
	I-4) DDR Instruction Type (With XIP)	
•	Timing	
	ddress and Data Input Operation & Tin	
	ddress and Data Input Operation & Tin	
	Operation & Timing	
	Operation & Timing	
	DS) Output Timing	
	Timing	
Figure 29: JEDEC Reset Ope	ration & Timing	
Table 1: Technology Compar	ison	5
Table 2: Multi-Die Package D	ensity	5
Table 3: Valid Combinations	List	7
Table 4 : Signal Description		9
Table 5: Interface Modes of C	Derations – Device 1	
Table 6: Interface Modes of C	Derations – Device 2	
Table 7: Clock Edge Used for	instructions in SDR and DDR modes	
	– Device 1	
	– Device 2	
Table 10: Power Up/Down Tir	ning and Voltages	
Revision: E	Avalanche Technology	Page 3   56



Table 11: Power Up/Down Timing and Voltages	19
Table 12: Memory Map	19
Table 13: Register Addresses	20
Table 14: Hardware Top Block Protection Address Range Selection (HTBSEL Signal = L)	21
Table 15: Hardware Bottom Block Protection Address Range Selection (HTBSEL Signal = H)	21
Table 16 : Status Register – Read and Write	
Table 17: Software Top Block Protection Address Range Selection (TBPSEL=0)	23
Table 18: Software Bottom Block Protection Address Range Selection (TBPSEL=1)	23
Table 19: Software Write Protection Modes	24
Table 20: Device Identification Register – Read Only	24
Table 22 : Unique ID Register – Read Only	25
Table 23: Configuration Register 1 (CR1) – Read and Write	26
Table 24: Configuration Register 2 (CR2) – Read and Write	
Table 25: Interrupt Configuration Register – Read and Write	28
Table 26: ECC Test Data Input Register – Read and Write	29
Table 27: ECC Test Error Injection Register – Read and Write	29
Table 28: ECC Test Data Output Register – Read Only	30
Table 29: ECC Count Register – Read Only	
Table 30: Memory Array Read Latency Cycles vs. Maximum Clock Frequency (with XIP)	31
Table 31: Memory Read Latency Cycles vs. Maximum Clock Frequency (without XIP)	
Table 32 : Read Any Register Command Latency Cycles vs. Maximum Clock Frequency	31
Table 33: Instruction Set	
Table 34: Recommended Operating Conditions	44
Table 35: Pin Capacitance	44
Table 36: Endurance & Retention	
Table 37: DC Characteristics	45
Table 38: Magnetic Immunity Characteristics	46
Table 39: AC Test Conditions	46
Table 40: Absolute Maximum Ratings	47
Table 41: SDR CS# Operation	48
Table 42: DDR CS# Operation	48
Table 43: SDR Command, Address, XIP, and Data Input Operation & Timing	49
Table 44: DDR Command, Address, XIP, and Data Input Operation & Timing	
Table 45: SDR Data Output Operation & Timing	
Table 46: DDR Data Output Operation & Timing	
Table 47: DDR Data Strobe (DS) Output Timing	
Table 48: WP# Operation & Timing	
Table 49: JEDEC Reset Operation & Timing	
Table 50: Thermal Resistance Specifications	



# **General Description**

ASxxxx208 is a Spin-transfer torque Magneto-resistive random-access memory (STT-MRAM). It is offered in density ranging from 1Gbit to 8Gbit. MRAM technology is analogous to Flash technology with SRAM compatible read/write timings (Persistent SRAM, P-SRAM). Data is always non-volatile with 10<sup>16</sup> write cycles endurance and greater than 20-year retention @85°C.

Table 1:	Technology	Comparison
----------	------------	------------

	SRAM	Flash	EEPROM	MRAM
Non-Volatility	-			
Write Performance		-	-	
Read Performance		-	-	
Endurance		-	-	
Power	-	-	-	

MRAM is a true random-access memory; allowing both reads and writes to occur randomly in memory. MRAM is ideal for applications that must store and retrieve data without incurring large latency penalties. It offers low latency, low power, infinite endurance and scalable non-volatile memory technology.

ASxxxx208 has a Serial Peripheral Interface (SPI). SPI is a synchronous interface which uses separate lines for data and clock to help keep the host and slave in perfect synchronization. The clock tells the receiver exactly when to sample the bits on the data line. This can be either the rising (low to high) or falling (high to low) or both edges of the clock signal; please consult the instruction sequences in this datasheet for more details. When the receiver detects that correct edge, it can latch in the data.

ASxxx208 connects two Quad SPI devices with dual-CS#, providing an eight bit I/O data path. Each device can be configured and operate independently with its own register sets, managing by a sperate CS#.

ASxxxx208 is available in an 96-ball FBGA package. The package has separate balls for CS1#, CLK1#, and INT1 (Dual-Quad SPI device 1) and CS2#, CLK2#, and INT2 (Dual-Quad SPI device 2). This package is compatible with similar low-power volatile and non-volatile products.

Density	512Mb Die	1Gb Die
1Gb	x2	-
2Gb	-	x2
4Gb	-	x4
8Gb	-	x8

ASxxxx208 is offered with industrial extended (-40°C to 125°C) operating temperature ranges.



# **Ordering Options**

The ordering part numbers are formed by a valid combination of the following options:



Revision: E



## Valid Combinations — Standard

Valid Combinations list includes device configurations currently available. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Valid Combinations – 108MHz				
Base Part Number	Temperature Range	Package Type	Packing Type	Part Number
AS301G208-0108X	OM	CC	Y	AS301G208-0108X0MCCY
AS302G208-0108X	OM	CC	Y	AS302G208-0108X0MCCY
AS304G208-0108X	OM	CC	Y	AS304G208-0108X0MCCY
AS308G208-0108X	OM	CC	Y	AS308G208-0108X0MCCY
AS301G208-0108X	OM	CE	Y	AS301G208-0108X0MCEY
AS302G208-0108X	OM	CE	Y	AS302G208-0108X0MCEY
AS304G208-0108X	OM	CE	Y	AS304G208-0108X0MCEY
AS308G208-0108X	OM	CE	Y	AS308G208-0108X0MCEY

### Table 3: Valid Combinations List



# **Signal Description and Assignment**



Figure 2: Device Pinout





Revision: E Avalanche Technology



### Figure 4: Dual-CS# System Block Diagram

#### Table 4 : Signal Description

Signal	Ball Assignment	Туре	Description
CS1#	L7	Input	<b>Chip Select 1:</b> When CS1# is driven High, the Quad SPI device 1 will enter standby mode. All other input pins are ignored and the output pin is tri-stated. Driving CS1# Low enables device 1, placing it in the active mode. After power-up, a falling edge on CS1# is required prior to the start of any instructions.
CLK1	K7	Input	<ul> <li>Clock 1: Provides the timing for device 1 serial interface. Depending on the mode selected, either single (rising or falling) edge or both edges of the clock are utilized for information transfer.</li> <li>In Single Data Rate mode (SDR) command, address and data inputs are latched on the rising edge of the clock. Data is output on the falling edge of the clock. In Double Data Rate mode (DDR) command is latched on the rising edge of the clock. Jata is output on the falling edge of the clock. Similarly, Data is output on both edges of the clock.</li> <li>The following two SPI clock modes are supported.</li> <li>SPI Mode 0 (CPOL = 0, CPHA = 0) – SDR and DDR SPI Mode 3 (CPOL = 1, CPHA = 1) – SDR only</li> </ul>
INT1#	J10	Output	<b>Interrupt 1:</b> Output generated by device 1 when an unrecoverable ECC error is detected during read operation (output goes low on error).
SI1	- M8	Input	<b>Serial Data Input (SPI):</b> The unidirectional I/O transfers data into device 1 on the rising edge of the clock in Single SPI mode.
IO[0]	IVIO	Bidirectional	<b>Bidirectional Data 0 (QPI):</b> The bidirectional I/O transfers data into and out of device 1 in Quad SPI mode.
SO1	M7	Input	<b>Serial Data Output (SPI):</b> The unidirectional I/O transfers data out of device 1 on the falling edge of the clock in Single SPI mode.

Revision: E Avalanche Technology Page 9 | 56



Signal	Ball Assignment	Туре	Description
IO[1]		Bidirectional	<b>Bidirectional Data 1 (QPI):</b> The bidirectional I/O that transfers data into and out of device 1 in Quad SPI mode.
WP1#	L9	Input	Write Protect 1 (SPI): Write protects the status register of device 1 in conjunction with the enable/disable bit of the status register. This is important since other write protection features are controlled 1through the Status Register. When the enable/disable bit of the status register is set to 1 and the WP# signal is driven Low, the status register becomes read-only and the WRITE STATUS REGISTER operation will not execute. This signal does not have internal pullups, it cannot be left floating and must be driven. WP# is valid only in Single SPI mode. This pin can be tied to Vcc if not used.
IO[2]		Bidirectional	<b>Bidirectional Data 2 (QPI):</b> The bidirectional I/O transfers data into and out of device 1 in Quad SPI mode.
IO[3]	M9	Bidirectional	<b>Bidirectional Data 3 (QPI):</b> The bidirectional I/O transfers data into and out of device 1 in Quad SPI mode. This pin can be tied to Vcc if not used.
CS2#	J8	Input	<b>Chip Select 2:</b> When CS2# is driven High, the Quad SPI device 2 will enter standby mode. All other input pins are ignored and the output pin is tri-stated. Driving CS2# Low enables device 2, placing it in the active mode. After power-up, a falling edge on CS2# is required prior to the start of any instructions.
CLK2	K6	Input	<ul> <li>Clock 2: Provides the timing for device 2 serial interface. Depending on the mode selected, either single (rising or falling) edge or both edges of the clock are utilized for information transfer.</li> <li>In Single Data Rate mode (SDR) command, address and data inputs are latched on the rising edge of the clock. Data is output on the falling edge of the clock. In Double Data Rate mode (DDR) command is latched on the rising edge of the clock. In Double Data Rate mode (DDR) command is latched on the rising edge of the clock. The following two SPI clock modes are supported.</li> <li>SPI Mode 0 (CPOL = 0, CPHA = 0) – SDR and DDR</li> <li>SPI Mode 3 (CPOL = 1, CPHA = 1) – SDR only</li> </ul>
INT2#	K8	Output	<b>Interrupt 2:</b> Output generated by device 2 when an unrecoverable ECC error is detected during read operation (output goes low on error).
SI2		Input	<b>Serial Data Input (SPI):</b> The unidirectional I/O transfers data into device 2 on the rising edge of the clock in Single SPI mode.
IO[4]	– M10	Bidirectional	<b>Bidirectional Data 4 (QPI):</b> The bidirectional I/O transfers data into and out of device 2 in Quad SPI mode.
SO2		Input	Serial Data Output (SPI): The unidirectional I/O transfers data out of device 2 on the falling edge of the clock in Single SPI mode.
IO[5]	- N8	Bidirectional	<b>Bidirectional Data 5 (QPI):</b> The bidirectional I/O transfers data into and out of device 2 in Quad SPI mode.
WP2#	N7	Input	Write Protect 2 (SPI): Write protects the status register of device 2 in conjunction with the enable/disable bit of the status register. This is important since other write protection features are controlled 1through the Status Register. When the enable/disable bit of the status register is set to 1 and the WP# signal is driven Low, the status register becomes read-only and the WRITE STATUS REGISTER operation will not execute. This signal does not have internal pullups, it cannot be left floating and must be driven. WP# is valid only in Single SPI mode. This pin can be tied to Vcc if not used.
IO[6]		Bidirectional	<b>Bidirectional Data 6 (QPI):</b> The bidirectional I/O transfers data into and out of device 2 in Quad SPI mode.

Revision: EAvalanche TechnologyPage 10 | 56



Signal	Ball Assignment	Туре	Description
IO[7]	N6	Bidirectional	<b>Bidirectional Data 7 (QPI):</b> The bidirectional I/O transfers data into and out of device 2 in Quad SPI mode.
RESET#	J9	Input	<b>RESET:</b> This is a RESET# signal. When this signal is driven high, the device is in the normal operating mode. When this signal is driven low, the device is in reset mode and the output is High-Z.
HBP[0:2]	G10, G11, H12	Input	<b>HPB0, HBP1, HBP2:</b> these Hardware Block Protect signals, when driven High or Low, define the size of the memory array to be hardware protected against all Write memory array instructions: These balls have a Pull down to Vss. If left disconnected they will be seen by device as "Low".
HTBSEL	J12	Input	<b>HTBSEL:</b> this signal when driven High or Low, is used in conjunction with the Hardware Block Protect Pins (HBP0, HBP1, and HBP2) determines if the write-protected memory area defined by the state of the HBP pins, starts from the top or the bottom of the memory array: This ball have a Pull down to Vss. If left disconnected it will be seen by device as "Low".
Vccio	G4, P4, G5, J5, P5, M6, H7, H9, N9, J11, M11, G12, P12	Supply	I/O power supply.
V <sub>ssio</sub>	M5, H6, L6, P8, H10, N10, P10, H11, N11	Supply	I/O ground supply.
Vcc	K4, M4, K5, G7, P7, G9, K9, P9, K11, K12, M12	Supply	Core power supply.
Vss	A1, B1, W1, Y1, A2, Y2, F3, G3, P3, R3, F4, H4, J4, L4, N4, R4, L5, N5, G6, P6, G8, H8, L10, L11, P11, F12, L12, N12, R12, F13, G13, P13, R13, A14, Y14, A15, B15, W15, Y15	Supply	Core ground supply.
DNU	H5, J6, J7, L8, K10	-	Do Not Use: DNUs must be left unconnected, floating.



# **Package Options**

# 96-ball FBGA (Balls Down, Top View)

# Figure 5: 96-ball FBGA



Revision: EAvalanche TechnologyPage 12 | 56



# Package Drawings

## Figure 6: 96-ball FBGA



Ref	Min	Nominal	Max			
А	1.35	1.43	1.51			
A1	0.22	0.27	0.32			
В	0.32	0.37	0.42			
D	19.90	20.00	20.10			
Е	19.90	20.00	20.10			
D1	17.00 BSC					
E1		12.00 BSC				
D2		0.50 BSC				
E2		3.00 BSC				
D3	19.00 BSC					
E3		14.00 BSC				
е		1.00 BSC				

#### Notes:

1. Dimensions in millimeters (mm).

2. The 'e' represents the basic solder ball grid pitch.

 'B' (x36) is measurable at the maximum solder ball diameter in a plane parrallel to datum.
 Solderball diameter refers to post reflow condition. The pre-reflow diameter is 0.37mm.

Revision: E

# Avalanche Technology

### Page 13 | 56



## Architecture

ASxxxx208 is a high performance serial STT-MRAM device. It features a SPI-compatible bus interface running up to 54MHz (QPI) DDR mode or 108MHz (QPI) SDR mode, eXecute-In-Place (XIP) functionality, and hardware/software-based data protection mechanisms.

When CS# is Low, the device is selected and in active power mode. When CS# is High, the device is deselected but can remain in active power mode until ongoing internal operations are completed. Then the device goes into standby power mode and device current consumption drops to I<sub>SB</sub>.

ASxxx208 contains an 8-bit instruction register. All functionality is controlled through the values loaded into this instruction register. In Single SPI mode, the device is accessed via the SI / IO[0] pin of a Dual-Quad SPI 1 and the SI / IO[4] pin of a Dual-Quad SPI 2. In Quad mode, the IO[0:3] of a Dual-Quad SPI 1 and the IO[4:7] of a Dual-Quad SPI 2 are used respectively to access the device (consult Figure 2 & Figure 3). Furthermore, Single Data Rate (SDR) and Double Data Rate (DDR) instructions utilize CLK edges differently to transfer information; SDR uses a single CLK edge whereas DDR uses both edges of CLK. **Table 5 & Table 6** summarizes all the different interface modes supported and their respective I/O usage. **Table 7** shows the clock edge used for each instruction component.

**Nomenclature adoption**: A typical SPI instruction consists of command, address and data components. The bus width to transmit these three components varies based on the SPI interface mode selected. To accurately represent the number of I/Os used to transmit these three components, a nomenclature (command-address-data) is adopted and used throughout this document. Integers placed in the (command-address-data) fields represent the number of I/Os used to transmit the particular component. As an example, 1-1-1 means command, address and data are transmitted on a single I/O (SI / IO[0]] or SO / IO[1]) of a Dual-Quad SPI 1 and (SI / IO[4]] or SO / IO[5]) of a Dual-Quad SPI 2. On the other hand, 4-4-4 represents command, address and data being sent on eight I/Os: (IO[3:0]) of a Dual-Quad SPI 1 and (IO[7:4]) of a Dual-Quad SPI 2 (consult Figure 2 & Figure 3).

All AC timings and waveforms and DC specification are defined in the datasheet using single CS# (Chip Select) and CLK (Serial Clock) signals.

Instruction Component	Single SPI (1-1-1)	Quad Output SPI (1-1-4)	Quad I/O SPI (1-4-4)	QPI (4-4-4)
Command	SI / IO[0]	SI / IO[0]	SI / IO[0]	IO[3:0]
Address	SI / IO[0]	IO[0]	IO[3:0]	IO[3:0]
Data Input	SI / IO[0]	IO[3:0]	IO[3:0]	IO[3:0]
Data Output	SO / IO[1]	IO[3:0]	IO[3:0]	IO[3:0]

### Table 5: Interface Modes of Operations – Device 1

#### Table 6: Interface Modes of Operations – Device 2

Instruction Component	Single SPI (1-1-1)	Quad Output SPI (1-1-4)	Quad I/O SPI (1-4-4)	QPI (4-4-4)
Command	SI / IO[4]	SI / IO[0]	SI / IO[4]	IO[7:4]
Address	SI / IO[4]	IO[0]	IO[7:4]	IO[7:4]
Data Input	SI / IO[4]	IO[3:0]	IO[7:4]	IO[7:4]
Data Output	SO / IO[5]	IO[3:0]	IO[7:4]	IO[7:4]

Revision: E

Avalanche Technology

Instruction Type	Command	Address	Data Input	Data Output
(1-1-1) SDR	_ <b>√</b> R	₽	<u>_</u> √R	<sub>F</sub> 7v_ 1
(1-1-1) DDR	_ <b>F</b> R	ℝ₫₽₽₽	₽₫₩₽	<sub>F</sub> ¥_A <sub>R</sub> 1
(1-4-4) SDR	_ <b>√</b> R	ſ₽	<u>_</u> √R	<sub>F</sub> 7⊾ 1
(1-4-4) DDR	_ <b>√</b> R	₽₽₽₽	₽ <u>₹</u> ₹	<sub>F</sub> ¥_A <sub>R</sub> 1
(4-4-4) SDR	<u>_</u> R	₽	<u></u> R	<sub>F</sub> 7⊾ 1
(4-4-4) DDR	_ <b>√</b> R	₽₫₽₽	₽₫₽₽	<sub>F</sub> ₩_ <sub>A</sub> R 1

#### Table 7: Clock Edge Used for instructions in SDR and DDR modes

Notes:

R: Rising Clock Edge

F: Falling Clock Edge

1: Data output from ASxxxx208 always begins on the falling edge of the clock - SDR & DDR

ASxxxx208 supports eXecute-In-Place (XIP) which allows completing a series of read and write instructions without having to individually load the read or write command for each instruction. Thus, XIP mode saves command overhead and reduces random read & write access time. A special XIP byte must be entered after the address bits to enable/disable (Axh/Fxh) XIP.

ASxxxx208 offers both hardware and software-based data protection schemes. Hardware protection is through WP# pin. Software protection is controlled by configuration bits in the Status register. Both schemes inhibit writing to the registers and memory array.



### Figure 7: Functional Block Diagram – Dual QSPI Device 1



Figure 8: Functional Block Diagram – Dual QSPI Device 2

### Table 8: Modes of Operation – Device 1

Mode	Current	CS#	CLK	SI / IO[3:0]	SO / IO[3:0]
Standby	Isb	Н	Gated	Gated / Hi-Z	Hi-Z / Hi-Z
Active - Read	IREAD	L	Toggle	Command, Address	Data Output
Active - Write	IWRITE	L	Toggle	Command, Address, Data Input	Hi-Z

Notes:

H: High (Logic '1') L: Low (Logic '0') Hi-Z: High Impedance

#### Table 9: Modes of Operation – Device 2

Mode	Current	CS#	CLK	SI / IO[7:4]	SO / IO[7:4]
Standby	ISB	Н	Gated	Gated / Hi-Z	Hi-Z / Hi-Z
Active - Read	IREAD	L	Toggle	Command, Address	Data Output
Active - Write	IWRITE	L	Toggle	Command, Address, Data Input	Hi-Z



# **Device Initialization**

When powering up, the following procedure is required to initialize the device correctly:

- V<sub>CC</sub> and V<sub>CCIO</sub> can ramp up together (R<sub>VR</sub>), if not possible then V<sub>CC</sub> first followed by V<sub>CCIO</sub>. The maximum difference between the two voltages should not exceed 0.7V.
- The device must not be selected at power-up (CS# must follow the applied voltage on V<sub>cc</sub> (a 10KΩ pull-up Resistor to V<sub>cc</sub> is recommended)) until V<sub>cc</sub> reaches V<sub>cc</sub>(minimum) and then a further delay of t<sub>PU</sub> (Figure 8).
- During Power-up, recovering from power loss or brownout, a delay of t<sub>PU</sub> is required before normal operation commences (Figure 9).



#### Figure 9: Power-Up Behavior



When powering down, the following procedure is required to turn off the device correctly:

- V<sub>CC</sub> and V<sub>CCIO</sub> can ramp down together (R<sub>VF</sub>), if not possible then V<sub>CC</sub> first followed by VCCIO. The maximum difference between the two voltages should not exceed 0.7V.
- The device must not be selected at power-down (CS# must follow V<sub>CC</sub> during power-down (a 10KΩ pull-up Resistor to V<sub>CC</sub> is recommended)) until V<sub>CC</sub> reaches VSS.
- It is recommended that no instructions are sent to the device when V<sub>CC</sub> is below V<sub>CC</sub> (minimum).
- During power loss or brownout, when V<sub>CC</sub> goes below V<sub>CC-CUTOFF</sub>. The voltage must be dropped below V<sub>CC</sub>(Reset) for a period of tPD. The power-up timing needs to be observed after V<sub>CC</sub> goes above V<sub>CC</sub> (minimum)



#### Figure 10: Power-Down Behavior

Table 10: Power Up/Down Timing and Voltages	Table	10:	Power	Up/Down	Timing and	Voltages
---	-------	-----	-------	---------	------------	----------

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub> Range			2.7	-	3.6	V
Vcc Ramp Up Time	Rvr	-	30	-	-	µs/V
Vcc Ramp Down Time	Rvf	RvF     All operating voltages       tPU     and temperatures       tPD     Vcc_cutoff	20	-	-	µs/V
V <sub>cc</sub> Power Up to First Instruction	t <sub>PU</sub>		1	-	-	ms
V <sub>cc</sub> (low) time	t <sub>PD</sub>		1			ms
Vcc Cutoff – Must Initialize Device	Vcc_cutoff		1.6	-	-	V
V <sub>cc</sub> (Reset)	V <sub>CC_RST</sub>	1	0		0.3	V

Revision: E

Avalanche Technology

The following procedure is required to power down the device correctly:

- It is recommended to power down all supplies together. If not possible then the following sequence must be followed 1-Vcc, 2-Vccio.
- Timing for Ramp down rate should follow ramp down time (RVF).
- CS# cannot be active during power-down (a 10KΩ pull-up Resistor to V<sub>CC</sub> is recommended).
- It is recommended that no instructions are sent to the device when V<sub>CC</sub> is below V<sub>CC</sub> (minimum).
- During power loss or brownout, if V<sub>CC</sub> goes below V<sub>CC-CUTOFF</sub>. All supply voltages V<sub>CC</sub> and V<sub>CCIO</sub> must be dropped below their respective (RESET) values V<sub>CC\_RST</sub> T for a period of tPD. Figure-11 timing needs to be observed for the subsequence power-up.

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub> Range			2.7	-	3.6	V
Vcc Ramp Up Time RvR			30	-	-	µs/V
Vcc Ramp Down Time	Rvf	All operating voltages and temperatures	20	-	-	µs/V
Vcc Power Up to First Instruction	tPU		1	-	-	ms
V <sub>cc</sub> (low) time	tPD	-	1			ms
Vcc Cutoff – Must Initialize Device	VCC-CUTOFF	)FF	1.6	-	-	V
V <sub>cc</sub> (Reset)	Vcc_rst	_	0		0.3	V

#### Table 11: Power Up/Down Timing and Voltages

# **Memory Map**

#### Table 12: Memory Map

Device Density	Address Range	32-bit Address [31:0]			
512Mb	0000000h – 3FFFFFFh	[31:26] - Logic '0'	[25:0] - Addressable		
1Gb	0000000h – 7FFFFFh	[31:27] - Logic '0'	[26:0] - Addressable		
2Gb	0000000h – FFFFFFh	[31:28] - Logic '0'	[27:0] - Addressable		
4Gb	000000h – 1FFFFFFh	[31:29] - Logic '0'	[28:0] - Addressable		

# **Address Range**



### Figure 11: Address Range

# **Read any Register Addresses**

Register Name	Address
Status Register	0x00000h
Interrupt Status Register	0x000001h
Configuration Register 1	0x00002h
Configuration Register 2	0x00003h
Interrupt Configuration Register	0x000004h
ECC Test – Data Input Register	0x000005h
ECC Test – Error Injection Register	0x00006h
ECC Test – Data Output Register	0x000007h
ECC Test – Error Count Register	0x00008h
Device Identification Register	0x000030h
Unique Identification Register	0x000040h
Serial Number Register	0x000050h

#### Table 13: Register Addresses

Revision: E Avalanche Technology Page 20 | 56



# Hardware Block Protection

The Hardware Block Protect signals (HBP0, HBP1, and HBP2), when driven High or Low, define the size of the memory array to be hardware protected against all Write memory array instructions. When one or more HBP signals are driven High, the relevant memory area, as defined in Table 14 and Table 15 below, becomes protected against all Write memory array instructions. When all three signals, HBP0, HBP1, and HBP2 are driven Low, the memory array is in normal operation without being write-protected.

The Hardware Top/Bottom Select signal (HTBSEL), when driven High or Low, is used in conjunction with the Hardware Block Protect signals (HBP0, HBP1, and HBP2) to determine if the write-protected memory area defined by the state of the HBP signals, starts from the top or the bottom of the memory array:

- When the HTBSEL signal is driven Low, the memory area, protected by the HBP signals, starts from the top of the memory array.
- When the HTBSEL signal is driven High, the memory area, protected by the HBP signals, starts from the bottom of the memory array.

These pins have an internal pull down to Vss. If the pins are left unconnected, the device will have no hardware protection and all regions of the device can be written to (unless the Software Block Protection is activated through the Status Register).

HBP [2]	HBP [1]	HBP [0]	Protected Portion	512Mb	1Gb	2Gb	4Gb
L	L	L	None	None	None	None	None
L	L	н	Upper 1/64	3F00000h – 3FFFFFFh	7E00000h – 7FFFFFFh	FC00000h – FFFFFFFh	1F800000h – 1FFFFFFFh
L	н	L	Upper 1/32	3E00000h – 3FFFFFFh	7C00000h – 7FFFFFh	F800000h – FFFFFFFh	1F000000h – 1FFFFFFFh
L	н	н	Upper 1/16	3C00000h – 3FFFFFFh	7800000h – 7FFFFFFh	F000000h – FFFFFFFh	1E000000h – 1FFFFFFFh
н	L	L	Upper 1/8	3800000h – 3FFFFFFh	7000000h – 7FFFFFFh	E000000h – FFFFFFh	1C000000h – 1FFFFFFh
н	L	н	Upper 1/4	3000000h – 3FFFFFFh	6000000h – 7FFFFFFh	C000000h – FFFFFFh	18000000h – 1FFFFFFFh
н	Н	L	Upper 1/2	2000000h – 3FFFFFFh	4000000h – 7FFFFFh	8000000h – FFFFFFh	10000000h – 1FFFFFFh
н	Н	Н	All	0000000h – 3FFFFFFh	000000h – 7FFFFFh	000000h – FFFFFFh	0000000h – 1FFFFFFFh

Table 14: Hardware Top Block Protection Address Range Selection (HTBSEL Signal = L)

Table 15: Hardware Bottom Block Protection Address Range Selection (HTBSEL Signal = H)

HBP [2]	HBP [1]	HBP [0]	Protected Portion	512Mb	1Gb	2Gb	4Gb
L	L	L	None	None	None	None	None
L	L	Н	Lower 1/64	000000h – 0FFFFFh	000000h – 01FFFFFh	000000h – 03FFFFFh	000000h – 07FFFFFh
L	Н	L	Lower 1/32	000000h – 01FFFFFh	000000h – 03FFFFFh	000000h – 07FFFFFh	000000h – 0FFFFFFh

Revision: E

Avalanche Technology



HBP [2]	HBP [1]	HBP [0]	Protected Portion	512Mb	1Gb	2Gb	4Gb
I	н	н	Lower 1/16	000000h –	000000h –	000000h –	000000h –
-	••		Lower 1/10	03FFFFFh	07FFFFFh	0FFFFFFh	1FFFFFFh
н	1		Lower 1/8	000000h –	000000h –	000000h –	000000h –
п	L	-   L	Lower 1/6	07FFFFFh	0FFFFFFh	1FFFFFFh	3FFFFFFh
н	1	н	Lower 1/4	000000h –	000000h –	000000h –	000000h –
п	L	п	LOwer 1/4	0FFFFFFh	1FFFFFFh	3FFFFFFh	7FFFFFFh
н	н		Lower 1/2	000000h –	000000h –	000000h –	000000h –
	п	L	Lower 1/2	1FFFFFFh	3FFFFFFh	7FFFFFFh	FFFFFFh
н	н	н	Δ11	000000h –	000000h –	000000h –	0000000h –
	п	п	All	3FFFFFFh	7FFFFFFh	FFFFFFh	1FFFFFFFh

Notes:

High (H): Logic '1' Low (L): Logic '0'

# **Register Map**

# Status Register / Device Protection Register (Read/Write)

Status register is a legacy SPI register and contains options for enabling/disabling data protection.

The WREN bit must be set to "1" to enable write operations. This bit can only be set by executing the Write Enable (WREN) instruction opcode.

The device supports Back-to-Back write operations: WREN is prerequisite to only the first Memory Array Write instruction. The WREN bit doesn't clear to "0" following subsequent memory write opcodes. WREN disable instruction must be executed to reset WREN.

Bits	Name	Description	Read / Write	Default State	Selection Options
SR[7]	WP#EN	Hardware Based WP# Protection Enable/Disable	R/W	0	1: Protection Enabled – write protects when WP# is Low 0: Protection Disabled – unprotected
SR[6]	SNPEN	Serial Number Protection Enable/Disable	R/W	0	1: S/N Write protected – protection enabled 0: S/N Write protected – protection disabled
SR[5]	TBPSEL	Software Top/Bottom Memory Array Protection Selection	R/W	0	1: Bottom Protection Enabled (Lower Address Range) 0: Top Protection Enabled (Higher Address Range)
SR[4]	BPSEL[2]	Block Protect Selection Bit 2	R/W	0	Block Protection Rite (Table 17, Table
SR[3]	BPSEL[1]	Block Protect Selection Bit 1	R/W	0	Block Protection Bits (Table 17, Table 18)
SR[2]	BPSEL[0]	Block Protect Selection Bit 0	R/W	0	10)

#### Table 16 : Status Register – Read and Write

Revision: E

Avalanche Technology



Bits	Name	Description	Read / Write	Default State	Selection Options
SR[1]	WREN	Write Operation Protection Enable/Disable	R	0	1: Write Operation Protection Disabled 0: Write Operation Protection Enabled
SR[0]	RSVD	Reserved	R	0	Reserved for future use

# **Software Block Protection**

These 4 bits are OR'ed with the Hardware Protection Bits and can be used to dynamically protect regions of memory.

BPSE L [2]	BPSEL [1]	BPSEL [0]	Protected Portion	512Mb	1Gb	2Gb	4Gb
0	0	0	None	None	None	None	None
0	0	1	Upper 1/64	3F00000h – 3FFFFFFh	7E00000h – 7FFFFFFh	FC00000h – FFFFFFh	1F800000h – 1FFFFFFFh
0	1	0	Upper 1/32	3E00000h – 3FFFFFFh	7C00000h – 7FFFFFh	F800000h – FFFFFFh	1F000000h – 1FFFFFFFh
0	1	1	Upper 1/16	3C00000h – 3FFFFFFh	7800000h – 7FFFFFh	F000000h – FFFFFFh	1E000000h – 1FFFFFFh
1	0	0	Upper 1/8	3800000h – 3FFFFFFh	7000000h – 7FFFFFh	E000000h - FFFFFFh	1C000000h – 1FFFFFFh
1	0	1	Upper 1/4	3000000h – 3FFFFFFh	6000000h – 7FFFFFh	C000000h – FFFFFFh	18000000h – 1FFFFFFFh
1	1	0	Upper 1/2	2000000h – 3FFFFFFh	4000000h – 7FFFFFh	8000000h – FFFFFFh	10000000h – 1FFFFFFh
1	1	1	All	0000000h – 3FFFFFFh	000000h 7FFFFFFh	000000h – FFFFFFFh	0000000h – 1FFFFFFFh

Table 18: Software Bottom Block Protection Address Range Selection (TBPSEL=1)

BPSEL [2]	BPSEL [1]	BPSEL [0]	Protected Portion	512Mb	1Gb	2Gb	4Gb
0	0	0	None	None	None	None	None
0	0	1	Lower 1/64	000000h – 0FFFFFh	000000h – 01FFFFFh	000000h – 03FFFFFh	000000h – 07FFFFFh
0	1	0	Lower 1/32	000000h – 01FFFFFh	000000h – 03FFFFFh	000000h – 07FFFFFh	000000h – 0FFFFFFh
0	1	1	Lower 1/16	000000h – 03FFFFFh	000000h – 07FFFFFh	000000h – 0FFFFFh	000000h – 1FFFFFFh
1	0	0	Lower 1/8	000000h – 07FFFFFh	000000h – 0FFFFFh	000000h – 1FFFFFFh	000000h – 3FFFFFFh
1	0	1	Lower 1/4	000000h – 0FFFFFFh	000000h – 1FFFFFFh	000000h – 3FFFFFFh	000000h – 7FFFFFFh

Revision: E Avalanche Technology Page 23 | 56



BPSEL [2]	BPSEL [1]	BPSEL [0]	Protected Portion	512Mb	1Gb	2Gb	4Gb
1	1	0	Lower 1/2	000000h – 1FFFFFFh	000000h – 3FFFFFFh	000000h – 7FFFFFh	000000h – FFFFFFh
1	1	1	All	000000h – 3FFFFFFh	000000h – 7FFFFFFh	000000h – FFFFFFh	0000000h – 1FFFFFFFh

#### **Table 19: Software Write Protection Modes**

WREN (Status Register)	WP#EN (Status Register)	WP# (Pin)	Status & Configuration Registers	Memory <sup>1</sup> Array Protected Area	Memory <sup>1</sup> Array Unprotected Area
0	X	X	Protected	Protected	Protected
1	0	X	Unprotected	Protected	Unprotected
1	1	Low	Protected	Protected	Unprotected
1	1	High	Unprotected	Protected	Unprotected

#### Notes:

High: Logic '1' Low: Logic '0' X: Don't Care - Can be Logic '0' or '1' Protected: Write protected Unprotected: Writable Note 1: Memory address range protection based on Block Protection Bits

# Device Identification Register (Read Only)

Device identification register contains Avalanche's Manufacturing ID along with device configuration information.

Table 20: Device Identification Register – Read Only

Bits	Avalanche Manufacturer's ID	Device Configuration					
ID[31:0]	10[24,24]	Interface	Voltage	Temp	Density	Freq	
	ID[31:24]	ID[23:20]	ID[19:16]	ID[15:12]	ID[11:8]	ID[7:0]	

Manufacturer ID	Interface Voltage Temperature		Density	Frequency	
31-24	23-20	19-16	15-12	11-8	7-0
	0010-HP Dual-Quad			0110 - Reserved	
1110 0110	SPI	0001 - 3V	001040ºC to 125ºC	1000 - 1Gb	00000001 - 108MHz
				1001 – 2Gb	

Revision: E Avalanche Technology



Manufacturer ID	Interface	Voltage	Temperature	Density	Frequency
31-24	23-20	19-16	15-12	11-8	7-0
				1010 – 4Gb	
				1100 – 8Gb	

# Unique Identification Register (Read Only)

Unique Identification register contains a number unique to every device.

## Table 21 : Unique ID Register – Read Only

Bits	Name	Description	Read / Write	Selection Options	
UID[63:0]	UID	Unique Identification Number Value	R	Value stored is written in the factory and is device specific	



# Configuration Register 1 (Read/Write)

Configuration Register 1 (CR1) controls the output drive strength selection, locking/unlocking data protection options set in the Status register. Once locked, the protection options cannot be changed in the Status register. In addition, CR1 controls the Write Enable protection (WREN – Status Register) reset functionality during memory array writing<sup>1</sup>. This functionality makes SPI MRAM compatible to other SPI devices.

Bits	Name	Description	Read / Write	Default	Selection Options			
CR1[7]	ODSEL[2]			0	000:         35Ω           001:         75Ω           010:         600			
CR1[6]	ODSEL[1]	Output Driver Strength	R/W	1	010: 60Ω 011: 45Ω			
CR1[5]	ODSEL[0]	Selector		1	100:     35Ω       101:     40Ω       110:     20Ω       111:     15Ω			
CR1[4]	RSVD	Reserved	R	0	Reserved for future use			
CR1[3]	RSVD	Reserved	R	0	Reserved for future use			
CR1[2]	MAPLK	Status Register Lock Enable/Disable (TBSEL, BPSEL[2:0]	R/W	0	1: Lock TBSEL and BPSEL[2:0] 0: Unlock TBSEL and BPSEL[2:0]			
CR1[1]	WRENS[1]			0	00: Normal: WREN is prerequisite to all Memory Array Write instruction. (WREN is reset after CS# goes High) 01: SRAM: WREN is not a			
CR1[0]	WRENS[0]	WREN Reset Selector (Memory Array Write Functionality)	R/W	1	prerequisite to Memory Array Write instruction (WREN is ignored) 10: Back-to-Back: WREN is prerequisite to only the first Memory Array Write instruction. WREN disable instruction must be executed to reset WREN. (WREN does not reset once CS# goes High) 11: Illegal - Reserved for future use			

### Table 22: Configuration Register 1 (CR1) – Read and Write

#### Notes:

1: Write Enable protection (WREN – Status Register) for Registers is maintained irrespective of the Configuration Register 1 settings. In other words, all register write instructions require WREN to be set and WREN resets once CS# goes High for the write instruction.

Revision: E

Avalanche Technology



# Configuration Register 2 (Read/Write)

Configuration Register 2 (CR2) controls the memory array access latency.

Bits	Name	Description	Read / Write	Default State	Selection Options
CR2[7]	RSVD	Reserved	R	0	Reserved for future use
CR2[6]	RSVD	Reserved	R	0	Reserved for future use
CR2[5]	RSVD	Reserved	R	0	Reserved for future use
CR2[4]	RSVD	Reserved	R	0	Reserved for future use
CR2[3]	MLATS[3]			0	0000: 0 Cycles – Default 0001: 1 Cycle 0010: 2 Cycles
CR2[2]	MLATS[2]			0	0011: 3 Cycles 0100: 4 Cycles 0101: 5 Cycles
CR2[1]	MLATS[1]	Memory Array Read/Read Any Register Latency	R/W	0	0110: 6 Cycles 0111: 7 Cycles 1000: 8 Cycles
CR2[0]	MLATS[0]			0	1001: 9 Cycle 1010: 10 Cycles 1011: 11 Cycles 1100: 12 Cycles 1101: 13 Cycles 1110: 14 Cycles 1111: 15 Cycles

## Table 23: Configuration Register 2 (CR2) – Read and Write

#### Notes:

1: Latency is frequency dependent. Please consult Table 30, 31 and 32



# Interrupt Configuration Register (Read/Write)

The Interrupt Configuration Register controls different events that trigger INT# pin transitioning from High to Low state. INT# pin can be configured in the INT# configuration register to transition to the active Low state when either ECC error is detected and corrected or transitioning from the busy to the ready state.

This register also enables access to 1 of 4 die sitting on the internal bus. The ECC engine can be tested be enabling the Test Enable bit and selecting 1 of 4 die.

Bits	Name	Description	Read / Write	Default State	Selection Options
INTCR[7]	INTRF	Shows status of ECC error detection	R	0	Selection Options: 1: Unrecoverable ECC error detected 0: No unrecoverable ECC error detected
INTCR[6]	ITCR[6] INTR Clear Interrupt Sta		W	0	Selection Options: 1 = Resets Interrupt caused by unrecoverable ECC 0 = No Action
INTCR[5]	ECC_CR	Reset the ECC Error Count Register	W	0	Selection Options: 1 = Resets ECC count register to 0 0 = No Action
INTCR[4]		Reserved	-	-	-
INTCR[3:2]	ECCDS	Die Selection	w	0	Die Select Options: 11 = Die 4 selected 10 = Die 3 selected 01 = Die 2 selected 00 = Die 1 selected
INTCR[1]	ECCTE	ECC Test Enable	w	0	ECC Test Engine Test mode: 1 = Enable 0 = Disable
INTCR[0]	ECCDS	ECC Error Detection Selection	W	0	Selection Options: 1 = ECC detection will transition a High to Low state on the INT# pin 0 = ECC detection will not transition the INT# pin

#### Table 24: Interrupt Configuration Register – Read and Write



# Error Correction Code (ECC) Test – Data Input Register

The contents of this register are entered into the ECC engine data buffer i.e. used as data input to test the ECC engine.

## Table 25: ECC Test Data Input Register – Read and Write

Bits	Name	Description	Read / Write	Default State	Select Options
[31:0]	ECC_Data_In	Data Input	R/W	32'b0	Any value from 0x00000000 to 0xFFFFFFF

# Error Correction Code (ECC) Test – Error Injection

The contents of this register are used as an error mask to inject error to test the ECC engine.

## Table 26: ECC Test Error Injection Register – Read and Write

Bits	Name	Description	Read / Write	Default State	Select Options
[31:0]	ECC_Error_Injection	Error Mask	R/W	32'b0	1 in any position injects an error into ECC engine. For example, 0x00000003 will inject a two-bit error in two LSB bits i.e. the Data in the ECC engine buffer is Exclusive or'd with the error mask.



# Error Correction Code (ECC) Test - Data Output Register

The contents of this register are the output of the ECC engine when testing the ECC engine.

## Table 27: ECC Test Data Output Register – Read Only

Bits	Name	Description	Read / Write	Default State	Select Options
[31:0]	ECC_Data_Out	Output of ECC engine	R	32'b0	None – read only.

# Error Correction Code (ECC) - Error Count Register

The Error Count Register is incremented when ECC errors are detected during normal memory read operations. An interrupt is generated on device pin INT# and the interrupt flag is set when an unrecoverable error is detected.

### Table 28: ECC Count Register – Read Only

Bits	Name	Description	Read / Write	Default State	Select Options
[31:0]	Error_Count	Number of Errors detected and corrected	R	32'b0	None – read only

Table 29: Memory Array Read Latency Cycles vs. Maximum Clock Frequency (with XIP)

Read Type	Latency	Max Frequency
(1-1-1) SDR	8-15	108MHz
(1-1-1) DDR	8-15	54MHz
(1-4-4) SDR	8-15	108MHz
(1-4-4) DDR	8-15	54MHz
(4-4-4) SDR	8-15	108MHz
(4-4-4) DDR	8-15	54MHz

## Table 30: Memory Read Latency Cycles vs. Maximum Clock Frequency (without XIP)

Read Type	Latency	Max Frequency
(1-1-1) SDR	0	50MHz

### Table 31 : Read Any Register Command Latency Cycles vs. Maximum Clock Frequency

Read Type	Latency Cycles	Max Frequency
(1-1-1) SDR	8-15	108MHz
(1-4-4) SDR	8-15	108MHz
(4-4-4) SDR	8-15	108MHz



# **Instruction Set**

## Table 32: Instruction Set

#	Instruction Name	Command (Opcode)	(1-0-0)	(1-0-1)	(1-1-1)	(1-1-4)	(1-4-4)	(4-4-4)	XIP	SDR	DDR	Latency Cycles	Address Byte	Data Bytes	Max. Frequency	Prerequisite	Note
1	No Operation	NOOP 00h	•							•			0		108 MHz		
2	Write Enable	WREN 06h	•							•			0		108 MHz		
3	Write Disable	WRDI 04h	•							•			0		108 MHz		
4	Enable QPI	QPIE 38h	•		•					•			0		108 MHz		
5	Enable SPI	SPIE FFh	•					•		•			0		108 MHz		
6	Read Status Register	RDSR 05h		•						•			0	1	54 MHz		
7	Read Device ID	RDID 9Fh		•						•			0	4	54 MHz		
8	Read Any Register - Address Based	RDAR 65h			•					•		•	4	1	108 MHz		
9	Write Status Register	WRSR 01h		•						•			0	1	108 MHz	WREN	
10	Write Any Register - Address Based	WRAR 71h			•								4	1	108 MHz	WREN	
11	Read Memory Array - SDR	READ 03h			•					•			4	1 to ∞	50 MHz		1,2

Revision: E

Page 32 | 56



#	Instruction Name	Command (Opcode)	(1-0-0)	(1-0-1)	(1-1-1)	(1-1-4)	(1-4-4)	(4-4-4)	XIP	SDR	DDR	Latency Cycles	Address Byte	Data Bytes	Max. Frequency	Prerequisite	Note
12	Read Memory Array - SDR	READ 13h			•					•			4	1 to ∞	50 MHz		1,2,5
13	Fast Read Memory Array - SDR	RDFT 0Bh			•			•	•	•		•	4	1 to ∞	108 MHz		1,2,3
14	Fast Read Memory Array - SDR	RDFT 0Ch			•			•		•		•	4	1 to ∞	108 MHz		1,2,3,5
15	Fast Read Memory Array - DDR	DRFR 0Dh			•			•	•		•	•	4	1 to ∞	54 MHz		1,2,3
16	Read Quad Output Memory Read - SDR	RDQO 6Bh				•				•		•	4	1 to ∞	108 MHz		1,2,3,5
17	Read Quad I/O Memory Read - SDR	RDQI EBh					•		•	•		•	4	1 to ∞	108 MHz		1,2,3
23	Read Quad I/O Memory Read - DDR	DRQI EDh					•		•		•	•	4	1 to ∞	54 MHz		1,2,3
25	Write Memory Array - SDR	WRTE 02h			•			•		•			4	1 to ∞	108 MHz	WREN	1,4
26	Fast Write Memory Array - SDR	4WRFT DAh			•			•	•	•			4	1 to ∞	108 MHz	WREN	1,2,4
27	Fast Write Memory Array - DDR	4DRFW DEh			•				•		•		4	1 to ∞	54 MHz	WREN	1,2,4
28	Write Quad I/O Memory Array - SDR	4WQIO D2h					•		•	•			4	1 to ∞	108 MHz	WREN	1,2,4
29	Write Quad I/O Memory Array - DDR	4DWQO D1h					•		•		•		4	1 to ∞	54 MHz	WREN	1,2,4

#### Notes:

1: A typical SPI instruction consists of command, address and data components. The bus width to transmit these three components varies based on the SPI interface mode selected. To accurately represent the number of I/Os used to transmit these three components, a nomenclature (command-address-data) is adopted and used throughout this document. Integers



placed in the (command-address-data) fields represent the number of I/Os used to transmit the particular component. As an example, 1-1-1 means command, address and data are transmitted on a single I/O Dual-Quad SPI device 1 (SI / IO[0] or SO / IO[1]) and Dual-Quad SPI device 2 (SI / IO[04 or SO / IO[7]). On the other hand, 1-4-4 represents command being sent on a single I/O Dual-Quad SPI device 1 (SI / IO[0]) and Dual-Quad SPI device 2 (SI / IO[4]) - address/data being sent on four I/Os of Dual-Quad SPI device 1 (IO[3:0]) and Dual-Quad SPI device 2 (SI / IO[4]) - address/data being sent on four I/Os of Dual-Quad SPI device 1 (IO[3:0]) and Dual-Quad SPI device 2 (SI / IO[4]) - address/data being sent on four I/Os of Dual-Quad SPI device 1 (IO[3:0]) and Dual-Quad SPI device 2 (IO[7:4])

2: XIP allows completing a series of read and write instructions without having to individually load the read or write command for each instruction. A special mode byte must be entered after the address bits to enable/disable XIP – Axh / Fxh.

3: Fast Read instruction must include Latency cycles to meet higher frequency. They are configurable (Configuration Register 2 – CR2[3:0]) and frequency dependent.

4: WREN prerequisite for array writing is configurable (Configuration Register 1- CR1[1:0])

5. Support legacy device boot on Xilinx platforms



# Instruction Description and Structures

All communication between a host and ASxxxx208 is in the form of instructions. Instructions define the operation that must be executed. Instructions consist of a command followed by an optional address modifier and data transfer to or from ASxxxx208. All command, address and data information are transferred sequentially. Instructions are structured as follows:

- Each instruction begins with CS# going Low (logic '0') and ends with CS# returning High (Logic'1').
- CLK marks the transfer of each bit.
- Each instruction starts out with an 8-bit command. The command selects the type of operation ASxxxx208 must perform. The command is transferred on the rising edges of CLK.
- The command can be stand alone or followed by address to select a memory location or register. The address is 4-byte (32-bit).
  - SDR: The address is transferred on the rising edges of CLK.
  - DDR: The address is transferred on both edges of the CLK in DDR.
- The address bits are followed by data bits. For Write instructions:
  - SDR: Write data bits to ASxxxx208 are transferred on the rising edges of CLK.
  - DDR: Write data bits to ASxxxx208 are transferred on both edges of CLK.
- In normal operational mode, Write instructions must be preceded by the WREN instruction. WREN instruction sets the WREN bit in the Status register. WREN bit is reset at the end of every Write instruction. WREN bit can also be reset by executing the WRDI instruction. ASxxxx208 offers two other modes, namely SRAM and Back-to-Back Write where WREN does not get reset after a write instruction to the memory array. These modes are set in Configuration Register 1.
- Similar to write instructions, the address bits are followed by data bits for read instructions:
  - SDR: Read data bits from ASxxxx208 are transferred on the falling edges of CLK.
  - DDR: Read data bits from ASxxxx208 are transferred on both edges of CLK. The start of read data transfer is always on the falling edge of the CLK.
- ASxxxx208 is a high performance serial memory and at higher frequencies, read instructions require latency cycles to compensate for the memory array access time. The number of latency cycles required depends on the operational frequency and is configurable - Configuration Register 2. The latency cycles are inserted after the address bits before the data comes out of ASxxxx208.
- For Read and Write instructions, ASxxxx208 offers XIP mode. XIP allows similar instructions to be executed sequentially without incurring the command cycles overhead. XIP is enabled by entering byte Axh and disabled by entering byte Fxh. These respective bytes must be entered following the address bits.

Revision: E

Avalanche Technology Page 35 | 56



- The entire memory array can be read from or written to using a single read or write instruction. After the staring address is entered, subsequent address is internally incremented as long as CS# is Low and CLK continues to cycle.
- All commands, address and data are shifted with the most significant bit first.
- Read Data Strobe (DS) is used as an additional output signal, driven by the MRAM, to synchronize with other data outputs to validate data transition. DS is edge-aligned with output data and is always enabled in the DDR read operation.

Figure 12 to Figure 19 show the description of SDR instruction types supported.



#### Figure 12: Description of (1-0-0) Instruction Type








#### Figure 15: Description of (1-1-1) Instruction Type (With XIP)

Figure 16: Description of (1-1-1) Instruction Type (Without XIP)\*





Revision: EAvalanche TechnologyPage 38 | 56





### Figure 17: Description of (1-1-4) Instruction Type (Without XIP)



#### Figure 18: Description of (1-4-4) Instruction Type with XIP

Revision: E

Avalanche Technology



#### Figure 19: Description of (4-4-4) Instruction Type with XIP

Revision: E

Avalanche Technology

Page 41 | 56







#### Figure 20: Description of (1-1-1) DDR Instruction Type (With XIP)





Figure 21: Description of (1-4-4) DDR Instruction Type (With XIP)

Revision: E Avalanche Technology

Page 43 | 56

# **Electrical Specifications**

#### Table 33: Recommended Operating Conditions

Parameter / Condition	Minimum	Typical	Maximum	Units
Operating Temperature (T <sub>A</sub> )	-40.0	-	125.0	°C
V <sub>cc</sub> Supply Voltage	2.7	3.0	3.6	V
V <sub>CCIO</sub> Supply Voltage	1.71	1.8 - 3.0	3.6	V
V <sub>ss</sub> Supply Voltage	0.0	0.0	0.0	V
V <sub>ssio</sub> Supply Voltage	0.0	0.0	0.0	V

#### Table 34: Pin Capacitance

Parameter	Test Conditions	Symbol	Maximum	Units
Input Pin Capacitance	TEMP = 25°C; f = 1 MHz; V <sub>IN</sub> = 3.0V	CIN	5.0	pF
Output Pin Capacitance	TEMP = 25°C; f = 1 MHz; V <sub>IN</sub> = 3.0V	CINOUT	6.0	pF

#### Table 35: Endurance & Retention

Parameter	Symbol	Test Conditions	Minimum	Units
Write Endurance	END	-	10 <sup>16</sup>	cycles
Data Retention	RET	85°C	20	years



# 1Gbit – 8Gbit Dual-Quad SPI P-SRAM Memory

### Table 36: DC Characteristics

_					3	.0V Device (	2.7V-3.6V)	
Parameter	Symbol	Test Conditions		Min	Typical <sup>1</sup>	85° <b>C</b>	Max	Units
			1Gb	-	90	180	300	mA
Active Read Current		V <sub>CC</sub> = 3.6V, CLK=108MHz	2Gb	-	90	180	300	mA
Active Read Current	READ2	$v_{CC} = 3.0 v$ , CLR=100IVIHZ	4GB	-	120	250	450	mA
			8Gb	-	200	400	750	mA
			1Gb	-	90	180	300	mA
Active Write Current		V <sub>CC</sub> = 3.6V, CLK=108MHz	2Gb	-	90	180	300	mA
	IWRITE2	$V_{CC} = 3.0V, CLR = 100VIHZ$	4GB	-	120	250	450	mA
			8Gb	-	180	400	750	mA
		1Gb	-	70	135	260	mA	
Standby Current	$I_{SB} \qquad I_{SB} \qquad CS \#=V_{CCIO}, SI=WP \#=V_{CCIO} \qquad 4$	$V_{CC} = 3.6V, CLK = V_{CCIO},$	2Gb	-	70	135	260	mA
Standby Current		CS#=Vccio, SI=WP#=Vccio	4GB	-	100	200	400	mA
		8Gb	-	200	350	700	mA	
Input Leakage Current	ILI	VIN=0 to Vccio (max)		-	-		±1.0	μA
Output Leakage Current	ILO	V <sub>OUT</sub> =0 to V <sub>CCIO</sub> (max)		-	-		±1.0	μA
Input High Voltage	Vін			0.7xVccio	-		Vccio+0.3	V
Input Low Voltage	VIL			-0.3	-		0.3xVccio	V
Quinut High Valtage Lavel	Maria	I <sub>OH</sub> = -100μA		V <sub>CCIO</sub> -0.2	-	-	-	V
Output High Voltage Level	Vон	I <sub>ОН</sub> = -1mA		2.4	-	-	-	V
Output Low Voltogo Loval	Mar	l <sub>oL</sub> = 150μA		-	-		0.2	V
Output Low Voltage Level	Vol	I <sub>OL</sub> = 2mA		-	-		0.4	V

Note: <sup>1</sup> Typical values are at 25°C. Max values measured at  $125^{\circ}C$ 



### Table 37: Magnetic Immunity Characteristics

Parameter	Symbol	Maximum	Units
Magnetic Field During Write	H <sub>max_write</sub>	24000	A/m
Magnetic Field During Read	H <sub>max_read</sub>	24000	A/m

#### Table 38: AC Test Conditions

Parameter	Value
Input pulse levels	0.0V to V <sub>CCIO</sub>
Input rise and fall times	3.0ns
Input and output measurement timing levels	Vccio/2
Output Load	CL = 30.0pF

# Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only. Exposure to maximum rating for extended periods may adversely affect reliability.

Parameter	Minimum	Maximum	Units
Magnetic Field During Write		24000	A/m
Magnetic Field During Read		24000	A/m
Temperature Under Bias	-45	130	°C
Storage Temperature	-55 to 150		°C
Supply Voltage Vcc relative to Vss	-0.5	4.0	V
Voltage on any pin except $V_{DD and} V_{DD2}$	-0.5	Vcc + 0.4	V
Voltage on V <sub>DD and</sub> V <sub>DD2</sub>	0.9	1.05	V
DC output current lout	± 2	20	mA
ESD HBM (Human Body Model) ANSI/ESDA/JEDEC JS-001-2017	≥  2000 V		V
ESD CDM (Charged Device Model) ANSI/ESDA/JEDEC JS-002-2018	≥  500 V		V
Latch-Up (I-test) JESD78	≥  100	mA	
Latch-Up (Vsupply over-voltage test) JESD78	Pas	sed	

#### Table 39: Absolute Maximum Ratings



# CS# Operation & Timing



# Table 40: SDR CS# Operation

#### Parameter Symbol Minimum Maximum Units **Clock Frequency** 108 (SDR) MHz **f**CLK 1 0.45 \* 1/ fclk Clock Low Time tc∟ ns -0.45 \* 1/ fclk **Clock High Time** ns tсн -Chip Deselect Time after Read Cycle tcs1 20 ns Chip Deselect Time after Write Cycle (SPI) 250 ns tcs3 -Chip Deselect Time after Write Cycle (QPI) 420 tcs5 ns -CS# Setup Time (w.r.t CLK) 5 tcss ns CS# Hold Time (w.r.t CLK) 4 tcsн ns

Notes: Power supplies must be stable 1:SDR operation only

#### Table 41: DDR CS# Operation

Parameter	Symbol	Minimum	Maximum	Units
Clock Frequency	fclк	1.0	54 (DDR)	MHz
Clock Low Time	t <sub>CL</sub>	0.45 * 1/ f <sub>CLK</sub>	-	ns
Clock High Time	tсн	0.45 * 1/ fclк	-	ns
CS# High Time (End of Read)	tcs1	20.0	-	ns
CS# High Time (End of Memory Array Write) SPI	tcs3	120.0	-	ns
CS# High Time (End of Memory Array Write) QPI	tcs5	120.0	-	ns
CS# Setup Time (w.r.t CLK)	tcss	5.0	-	ns
CS# Hold Time (w.r.t CLK)	tсsн	4.0	-	ns

Notes:

Power supplies must be stable



#### Command, Address, XIP and Data Input Operation & Timing

#### Figure 23: SDR Command, Address and Data Input Operation & Timing



Table 42: SDR Command, Address, XIP, and Data Input Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
Data Setup Time (w.r.t CLK)	tsu	2.0	-	ns
Data Hold Time (w.r.t CLK)	tнD	3.0	-	ns

Notes: Power supplies must be stable

#### Figure 24: DDR Command, Address and Data Input Operation & Timing



#### Table 43: DDR Command, Address, XIP, and Data Input Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
Data Setup Time (w.r.t CLK)	tsu	4.0	-	ns
Data Hold Time (w.r.t CLK)	tнD	4.0	-	ns

Notes: Power supplies must be stable

Revision: E Avalanche Technology Page 49 | 56



# **Data Output Operation & Timing**



Table 44: SDR Data Output Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
CLK Low to Output Low Z (Active)	tclz	0	-	ns
Output Valid (w.r.t CLK)	tco	-	7.0	ns
Output Hold Time (w.r.t CLK)	toн	1.0	-	ns
Output Disable Time (w.r.t CS#)	t <sub>HZCS</sub>	-	7.0	ns

Notes:

Power supplies must be stable



## Figure 26: DDR Data Output Operation & Timing



Table 45:	DDR Data	Output O	peration &	Timing
-----------	----------	----------	------------	--------

Parameter	Symbol	Minimum	Maximum	Units
CLK Low to Output Low Z (Active)	t <sub>CLZ</sub>	0	-	ns
Output Valid (w.r.t CLK)	tco	-	7.0	ns
Output Hold Time (w.r.t CLK)	t <sub>OH</sub>	1.0	-	ns
Output Disable Time (w.r.t CS#)	t <sub>HZCS</sub>	-	6.0	ns

Notes:

Power supplies must be stable





Figure 27: DDR Data Strobe (DS) Output Timing

Table 46: DDR Data Strobe (DS) Output Timing

Parameter	Symbol	Minimum	Maximum	Units
Clock Transient to Output Valid (30pF Loading)	tclqv/ tchqv	-	5.0	ns
I/O Valid Skew Related to DS (30pF Loading)	tdsq	-	1.0	ns
I/O Hold Time Related to DS	tqн	(tcl/ tcн) - tqнs	-	ns
I/O Hold Skew Factor (30pF Loading)	<b>t</b> QHS	-	1.0	ns
DS Clock Transient to DS Valid Time	tqsv	-	5.0	ns

### **WP# Operation & Timing**







#### 1Gbit – 8Gbit Dual-Quad SPI P-SRAM Memory

#### Table 47: WP# Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
WP# Setup Time (w.r.t CS#)	twpsu	20	-	ns
WP# Hold Time (w.r.t CS#)	twphd	20	-	ns

Notes:

Power supplies must be stable

### **JEDEC Reset Operation & Timing**



#### Figure 29: JEDEC Reset Operation & Timing

Table 48: JEDEC Reset Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
CS# Low Time	tc∟	1.0	-	μs
CS# High Time	tсн	1.0	-	μs
SI Setup Time (w.r.t CS#)	ts∪	5.0	-	ns
SI Hold Time (w.r.t CS#)	t <sub>HD</sub>	5.0	-	ns
JEDEC Hardware Reset	treset	-	450.0	μs

Notes:

Power supplies must be stable

Revision: E Avalanche Technology Page 53 | 56



# **Thermal Resistance**

Parameter	Description	Test Conditions	96 Ball FBGA (1Gb)		Unit		
			1Gb	2Gb	4Gb	8Gb	
θja	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and	17.89	17.89	17.90	TBD	
θյς	Thermal resistance (junction to case)	procedures for measuring thermal impedance, per EIA/JESD51	2.10	2.10	2.19	TBD	°C/W

#### Table 49: Thermal Resistance Specifications

Notes:

 $1\!\!:$  These parameters are guaranteed by characterization; not tested in production.

2: Ambient temperature, TA 25 °C

3: Worst case Junction temp specified for Top die ( $\theta_{JA}$ ) and Bottom die ( $\theta_{JC}$ )



# **Product Use Limitations**

Avalanche reserves the right to make changes to the information in this document, and related hardware, software and system (collectively referred to as "Products") without notice. This document supersedes and replaces any and all prior or contemporaneous information or arrangement of any kind relating to the subject matter hereof. This document and any information set forth herein may not be reproduced without the prior written permission from Avalanche.

Critical Applications. Products are not authorized for use in applications in which failure of the Avalanche component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Avalanche assumes no liability for Products if used for Critical Applications. Should customer or distributor purchase, use, or sell any Avalanche component for Critical Applications, customer and distributor shall indemnify and hold harmless Avalanche and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such Critical Application, whether or not Avalanche or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Products.

Automotive Applications. Products are not rated for use in automotive applications unless specified by Avalanche. Avalanche assumes no liability for Products if used for automotive applications. Distributor and customer shall assume the sole risk and liability for such use and shall indemnify and hold Avalanche harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of Products in automotive applications.

Customer Responsibility. Customers are solely responsible for the design and operation of their systems using Products. It is customer's sole responsibility to determine whether Products are suited for their system. Customers are required to incorporate good safety design measures and adequate safeguards to eliminate risks of personal injury, death, or severe property or environmental damages that could result from failure of Products. AVALANCHE ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS AND DAMAGES OR LOSSES OCCURING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

Products are not to be used in applications that would violate any relevant export laws and regulations of the United States and Japan and all other countries having competent jurisdiction ("Export Laws") to ensure neither MRAM products nor any direct product thereof is: (i) exported or re-exported directly or indirectly in violation of Export Laws; or (ii) used for any purpose prohibited by the Export Laws, including but not limited to nuclear, chemical, or biological weapons proliferation.

The information contained herein is presented only as guidance for Product use. Avalanche assumes no responsibility for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Products. No license to any intellectual property right is granted by this document, whether expressed or implied. You may not perform compositional, structural, functional or other analysis of Products, or undertake deconvolution or reverse engineering with respect to Products.

#### Limited Warranty

In no event shall Avalanche and its representatives be liable for any indirect, incidental, punitive, special or consequential damages (including but not limited to loss of use, revenue or profit), whether or not such damages are based on tort, warranty, breach of contract or other legal theory.

In no event shall Avalanche's aggregate liability for any breach, warranty, indemnity or other obligation or liability arising out of or in connection with the sale of Products or the use of any Products exceed the purchase price of the particular Product(s) or services with respect to which losses or damages are claimed.

Revision: E Avalanche Technology

# **Revision History**

Revision	Date	Change Summary
REV A	01/10/2022	Initial release
		Package pinout updated to reflect Dual QSPI
		Removed DS1 & DS2 (Will not require a data strobe at these frequencies)
		Added 2 interrupt pins to the package
		Added 2Gb to the densities supported
REV B	3/30/2022	Changed signal description of Vccio. It wasn't clear that it is referring to I/O supply.
		Removed option of 1.8V Vcc supply
		Updated package pin definition: Changed Vccq to Vccio
		Added Pin assignment table Removed Deep Power down Enter and Exit commands
		Changed DDR max freq. from 80MHz to 54MHz
		Defined V <sub>DD2</sub> for 8Gb devices as Ball J6. This is a NC ball on the 1, 2 &4Gb devices.
		Changed density field from 4 digits to 3 digits in part number.
		Added V <sub>DD</sub> Currents to DC Characteristics
	05/16/2022	Updated DC Characteristics Table: Current numbers are based on UMC's analysis
		of their current 22nm process.
		Added V <sub>DD</sub> to supply line on Front page
	05/23/2012	Updated Ball assignment table: N12 was not shown as Vss
		Updated Power sequencing description under DEVICE INITIALIZATION
		Added Absolute Maximum Ratings Table
		Called out specific voltages are allowed for $V_{CCIO}$ on front page.
	05/25/2022	Added Thermal Resistance table
		Added Absolute Maximum Rating on V <sub>DD and</sub> V <sub>DD2</sub>
		Changed the height of the package to allow for stacking of 8 rather than 4 devices.
	00/04/2022	This increases nominal height "A" from 1.39 to 1.85
REV C	06/01/2022	Changes the outer limit of package dimension to allow compatibility between 1-4 and 8Gb densities. See Figure 5. See Changes to E and E2.
		Changed the nominal height "A" to be compatible with Gen 3 parallel devices:
		Nominal Height/Thickness in Figure 5 changed to 1.43
		Leaded ball options added to Order Option table
	07/20/2022	Removed Performance Table
		Added Figures to ToC
		Added Tables to ToC
		Updated SDR Data Output Operation & Timing
		Updated DDR Data Output Operation & Timing
		Renamed from 88Ball to 96Ball (Included mechanical support balls)
		Added Extended Safe Operating Area as well as Normal Operating Conditions
		Updated Memory Map Table
REV D	09/22/2022	Removed redundant Table under package drawing
		Updated Package Ball H12: This is DNU and not GRD
		Updated Power consumption in DC Characteristics Table
	11/21/2022	Fixed wording on use for V <sub>BYP</sub> in pin definition table Added Op Code 13h to support legacy device boot on Xilinx platforms
REV E	12/23/2022	Added Op code 15h to support legacy device boot on Xilinx platforms
	12/20/2022	This device is now available for use in LEO. The Extended Safe Operating Area
		(ESOA) is no longer described here and is only available through our partner
		program: As such Ball K10, J6 (previously external Vdd & Vdd2) are now NC and
		L10 (previously VBYP) has to be connected to Vss.
		Added 85°C power consumption to DC Characteristics Table.
	01/10/2023	Added Hardware Block Protect function using HBP0, HBP1, HBP2, and HTBSEL
		signals
		Removed Serial Number Register

Revision: EAvalanche TechnologyPage 56 | 56