

# Space Grade Parallel Persistent SRAM Memory

(AS301GB32, AS304GB32)

#### **Features**

- Interface
  - Parallel Asynchronous x32
- Technology
  - pMTJ STT-MRAM
    - Virtually unlimited Endurance and Data Retention (see Table 16)
- Density
  - 1Gb, 4Gb
- Memory Array Organization
  - 1Gb
    - 33,554,432 x 32
  - 4Gb
    - 134,217,728 x 32
- Operating Voltage Range
  - V<sub>CC</sub>: 2.70V 3.60V
  - V<sub>CCIO</sub>: 1.8V, 2.5V, 3.0V, 3.3V \*\*\*
  - V<sub>DD</sub>: 1.00V \*\*\*\*

- Operating Temperature Range
  - -40°C to 125°C
- Packages
  - 142-ball FBGA (15mm x 17mm)
- RoHS & REACH Compliant \*
- PEMS-INST-001 Flow \*\*

<sup>\*</sup> Leaded Balls available

<sup>\*\*</sup> PEMS-INST-001 Flow available as custom option

<sup>\*\*\*</sup> V<sub>CCIO</sub> can be set to any voltage within the following range: 1.71V – 3.60V

<sup>\*\*\*\*</sup> VDD is an optional reference supply that extends the safe operating area of the device



#### **Table of Contents**

Features	1
General Description	4
Ordering Options	5
Valid Combinations — Standard	6
Signal Description and Assignment	7
142-Ball FBGA (Bottom View)	
142-Ball FBGA	
Device Initialization	
Electrical Specifications	16
Write Operation	
Bus Turnaround Operation – Read to Write	
Read Operation	
Asynchronous Page Mode	
Asynchronous Page Mode Read Operation	
Asynchronous Page Mode Write Operation	
Asynchronous Page Mode AC Timing	
Endurance and Data Retention	
Thermal Resistance	
Product Use Limitations	29
Limited Warranty	29
Revision History	30
Figure 1: Part Number Ordering Options	5
Figure 2: Device PinoutFigure 3: 142-ball FBGA	
Figure 4: 142-ball FBGA	
Figure 5: Functional Block Diagram	
Figure 6: Power-Up Behavior	
Figure 7: Power-Down Behavior	
Figure 8: Power-Down Behavior	
Figure 9: Write OperationFigure 10: Write Operation (E# Controlled)	
Figure 11: Bus Turnaround Operation	
Figure 12: Read Operation	
Figure 13: 4-Word Asynchronous Page Mode Comparison with Legacy Asynchronous Mode	23
Daviaian, W. Avalanaha Taalaaalaa.	77



Figure 14: Page Mode Functional Block Diagram	24
Figure 15: Asynchronous Page Read Operation	
Figure 16: Asynchronous Page Write Operation	
Figure 17: Page Write to Single Write Timing Diagram	
Table 1: Technology Comparison	4
Table 2: Valid Combinations List	6
Table 3: Signal Description	
Table 4: Device Initialization Timing and Voltages	
Table 5: Recommended Operating Conditions	
Table 6: Pin Capacitance	
Table 7: DC Characteristics	
Table 8: Magnetic Immunity Characteristics	
Table 9: AC Test Conditions	
Table 10: Absolute Maximum Ratings	
Table 11: Write Operation (W# Controlled)	
Table 12: Write Operation (E# Controlled)	
Table 13: Write Operation	
Table 14: Read Operation	
Table 15: Page Mode AC Timing	
Table 16: Endurance and Data Retention	
Table 17: Thermal Resistance Specifications	28
•	



## **General Description**

AS3xxx332 is a Spin-transfer torque Magneto-resistive random-access memory (STT-MRAM). It is offered in 1Gbit and 4Gbit. MRAM technology is analogous to Flash technology with SRAM compatible 45ns/45ns read/write timings (Persistent SRAM, P-SRAM). Data is always non-volatile. This makes MRAM a very reliable and fast non-volatile memory solution. Data is always non-volatile with 10<sup>16</sup> write cycles endurance and greater than 20-year retention @85°C.

Table 1: Technology Comparison

	SRAM	Flash	EEPROM	MRAM
Non-Volatility	_	√	V	<b>√</b>
Write Performance	V	_	_	$\sqrt{}$
Read Performance	V	_	_	√
Endurance	V	_	_	$\sqrt{}$
Power	_	_	_	<b>√</b>

MRAM is a true random-access memory; allowing both reads and writes to occur randomly in memory. MRAM is ideal for applications that must store and retrieve data without incurring large latency penalties. It offers low latency, low power, high endurance, high performance and scalable memory technology.

AS3xxx332 is available in small footprint (15mm x 17mm) 142 ball BGA package.


AS3xxx332 is offered with industrial extended (-40°C to 125°C) operating temperature ranges.



# **Ordering Options**

The ordering part numbers are formed by a valid combination of the following options:

Figure 1: Part Number Ordering Options



<sup>\*</sup> Tape & Reel available as custom option: Contact your sales representative for an official quote



## Valid Combinations — Standard

Valid Combinations list includes device configurations currently available. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Table 2: Valid Combinations List

	Valid Combinations – 45ns									
Base Part Number	Temperature Range	Package Type	Packing Type	Part Number						
AS301GB32-045nX	OM	BD	Υ	AS301GB32-045nX0MBDY						
AS304GB32-045nX	ОМ	BD	Υ	AS304GB32-045nX0MBDY						
AS301GB32-045nX	ОМ	BE	Y	AS301GB32-045nX0MBEY						
AS304GB32-045nX	ОМ	BE	Y	AS304GB32-045nX0MBEY						



# **Signal Description and Assignment**

Figure 2: Device Pinout




Table 3: Signal Description

Signal	Ball Assignment	Туре	Description			
E#	P8	Input	Chip enable: Enables or disables the MRAM.			
G#	P7	Input	Output enable: Enables the output drivers for data transfer I/Os.			
CR#	J2	Input	Configuration Register enable: Enables access to the Configuration registers			
PG#	K3	Input	Page Mode: Enables Page mode access			
W#	M8	Input	Write enable: Transfers serial data from the host system to the MRAM when Low (Logic '0'). Transfers serial data from the MRAM to the host system when High (Logic '1').			
ADDR[26:0]	M2, L4, K13, M3, L3, M7, P12, L12, N11, N6, P6, L13, M13, P10, N10, M12, N13, L11, M11, P5, P3, N5, N4, M4, N2, N9, M9	Input	Address: I/Os for address transfer  1G: ADDR[24:0] – 25 Address pins for 1Gb x32 devices.*  4G: ADDR[26:0] – 27 Address pins for 4Gb x32 devices.			
DQ[31:0]	E2, F2, D2, E3, E12, D10, C9, C7, G4, G3, F13, D13, C10, E8, F6, E5, E13, G11, E10, F9, C8, C6, D6, D4, G12, C12, D11, D9, E7, C5, D5,	Input / Output	Data inputs/outputs: The bidirectional I/Os transfer data [15:0].			



Signal	Ball Assignment	Туре	Description
INT#	G13	Output	<b>Interrupt:</b> Output generated by the MRAM when an unrecoverable ECC error is detected during read operation (output goes low on error).
V <sub>ccio</sub>	F12, J12, E11, M10, D8, N8, D7, N7, M5, E4, F3, J3	Supply	I/O power supply. **
V <sub>SSIO</sub>	F10, L10, E9, L9, F8, L8, F7, L7, E6, L6, G5,	Supply	I/O ground supply.
V <sub>CC</sub>	C13, P13, D12, N12, C11, F11, H11, J11, K11, P11, C4, F4, H4, J4, K4, P4, D3, N3, C2, P2	Supply	Core power supply. **
Vss	A14, B14, C14, R14, T14, A13, T13, A12, G10, H10, J10, K10, F5, L5, A2, T2, A1, B1, R1, T1	Supply	Core ground supply.
$V_{DD}$	K12	Supply	Supply reference: This is an optional reference supply to allow the safe operating zone in harsh environments to be extended. If not necessary, this ball should be left as a NC.**
$V_{BYP}$	H13	Input	V <sub>DD</sub> bypass. If the device is not operating in normal mode and not extended Safe Operating Area, this pin should be connected to V <sub>SS</sub> . See Device initialization sequence extended safe zone for correct operation if this signal is used. **
DNU	J13, H12, P9, M6, H5, J5, K5, H3, G2, H2, K2, L2		Do not use: DNUs must be left unconnected.

<sup>\*</sup> Unused ADDR[26:25] balls should be connected to Ground

For device operation in the Extended Safe Operating Area (See app note), V<sub>DD</sub> needs to be supplied externally. V<sub>BYP</sub> should also be driven per spec in Device Initialization sequence for Extended Safe Operating Area (ESOA).


<sup>\*\*</sup> For normal operation an internal V<sub>DD</sub> supplies all necessary reference voltages and Balls K12 should be left as a NC. Ball V<sub>BYP</sub> should also be grounded (Connected to Vss). See Device initialization on power sequencing.



## **Package Options**

## 142-Ball FBGA (Bottom View)


Figure 3: 142-ball FBGA





#### 142-Ball FBGA

Figure 4: 142-ball FBGA



Revision: W Avalanche Technology Page 10 | 32



## **Architecture**

AS3xxx332 is a high performance MRAM device. Writing to and reading from the device are performed as follows:

To write to the device, drive Chip Enable (E#) and Write Enable (W#) inputs Low (Logic '0'). This enables data on I/O pins (DQ[0] to DQ[31]) to be written into the memory location specified by the address pins (ADDR[0] through ADDR[26]).

To read from the device, drive Chip Enable (E#) input Low (Logic '0'), Output Enable (G#) input Low (Logic '0') while maintaining Write Enable (W#) High (Logic '1'). This enables data from the memory location specified by the address pins (ADDR[0] through ADDR[26]) to appear on I/O pins (DQ[0] to DQ[31]).




Figure 5: Functional Block Diagram

Table 4: Modes of Operation

Mode	E#	G#	W#	Current	DQ[31:0]
Not Selected	Н	Х	X	I <sub>SB</sub>	Hi-Z
Output Disabled	L	Н	Н	I <sub>READ</sub>	Hi-Z
Output Disabled	L	X	X	I <sub>READ</sub>	Hi-Z
Read Word	L	L	Н	I <sub>READ</sub>	Data-out
Write Word	L	Χ	L	IWRITE	Data-in

#### Notes:

H: High (Logic '1') X: Don't Care L: Low (Logic '0') Hi-Z: High Impedance



## **Normal Device Initialization:**

When powering up, the following procedure is required to initialize the device correctly:

- Vcc and Vccio can ramp up together (R<sub>VR</sub>), if not possible then Vcc first followed by Vccio. The maximum difference between the two voltages should not exceed 0.7V.
- The device must not be selected at power-up (E# must follow the applied voltage on V<sub>CC</sub> (a 10KΩ pull-up Resistor to V<sub>CC</sub> is recommended)) until V<sub>CC</sub> reaches V<sub>CC</sub>(minimum) and then a further delay of t<sub>PU</sub> (Figure 8).
- During Power-up, recovering from power loss or brownout, a delay of t<sub>PU</sub> is required before normal operation commences (Figure 9).




Figure 6: Power-Up Behavior

When powering down, the following procedure is required to turn off the device correctly:

- V<sub>CC</sub> and V<sub>CCIO</sub> can ramp down together (R<sub>VF</sub>), if not possible then V<sub>CC</sub> first followed by VCCIO. The maximum difference between the two voltages should not exceed 0.7V.
- The device must not be selected at power-down (E# must follow  $V_{CC}$  during power-down (a  $10K\Omega$  pull-up Resistor to  $V_{CC}$  is recommended)) until  $V_{CC}$  reaches VSS.
- It is recommended that no instructions are sent to the device when Vcc is below Vcc (minimum).
- During power loss or brownout, when V<sub>CC</sub> goes below V<sub>CC-CUTOFF</sub>. The voltage must drop below V<sub>CC</sub>(Reset) for a period of tPD. The power-up timing needs to be observed after V<sub>CC</sub> goes above V<sub>CC</sub>(minimum)




Figure 9: Power-Down Behavior

Table 4: Power Up/Down Timing and Voltages

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub> Range			2.7	-	3.6	V
V <sub>CC</sub> Ramp Up Time	RvR	All operating voltages and temperatures	30	-	-	μs/V
V <sub>CC</sub> Ramp Down Time	RvF		20	-	-	μs/V
V <sub>CC</sub> Power Up to First Instruction	tpu		1	-	-	ms
V <sub>CC</sub> (low) time	t <sub>PD</sub>		1			ms
V <sub>CC</sub> Cutoff - Must Initialize Device	Vcc_cutoff		1.6	-	-	V
V <sub>CC</sub> (Reset)	Vcc_rst		0		0.3	V



## **Device Initialization: Extended Safe Operating Area**

When powering up, the following procedure is required to initialize the device correctly: Ramp up Vcc (RvR):

- The following sequence (for VCC, VCCIO, VDD) must be followed to ensure a proper power-up:
  - VCC and VCCIO can Ramp together if not possible then VCC first followed by VCCIO.
  - VDD supply should be kept low until VCC and VCCIO has reached their minimum voltage values.
  - There are no timing requirements between the power supplies if the sequence is followed
- VBYP input value is kept high (>Vih) from initial phase of power up sequence until VDD reaches VDD (minimum) then it can be driven low
- It is recommended that no instructions are sent to the device before completion of power up sequence
  - $_{\odot}$  E#, W#, G# cannot be active during power-up (a 10KΩ pull-up Resistor to V<sub>CC</sub> on E# is recommended)
- During Power-up, recovering from power loss or brownout, a delay of tpu is required before normal operation commences





Figure 7: Power-Up Behavior



The following procedure is required to power down the device correctly: Ramp down Vcc (RvF):

- It is recommended to power down all supplies together. If not possible then the following sequence must be followed 1-VCC, 2-VCCIO, 3-VDD
- Timing for Ramp down rate should follow ramp down time (R<sub>VF</sub>)
- E#, W#, G# cannot be active during power-down

Figure 8: Power-Down Behavior



During power loss or brownout, where Vcc goes below Vwi, read/write operations are prohibited. The power-up timing needs to be observed after Vcc goes above Vcc (minimum)




Figure 9: Power-Down Behavior



Table 5: Device Initialization Timing and Voltages

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub> Range			2.7	-	3.6	V
V <sub>DD</sub> Range		All operating voltages and temperatures	0.90	-	1.05	V
V <sub>CC</sub> Ramp Up Time	RvR		30	-	-	µs/V
V <sub>CC</sub> Ramp Down Time	R <sub>VF</sub>		20	-	-	μs/V
V <sub>CC</sub> Power Up to First Instruction	t <sub>PU</sub>		250	-	-	μs
V <sub>CC</sub> Cutoff - Must Initialize Device	Vcc-cutoff		1.6	-	-	V
V <sub>DD</sub> Range		-	0.9	-	1.05	V

# **Electrical Specifications**

**Table 6: Recommended Operating Conditions** 

Parameter / Condition	Minimum	Typical	Maximum	Units
Operating Temperature (T <sub>A</sub> )	-40.0	-	125.0	°C
V <sub>CC</sub> Supply Voltage	2.7	3.0	3.6	V
V <sub>ccio</sub> Supply Voltage	1.71	1.8 - 3.0	3.6	V
V <sub>ss</sub> Supply Voltage	0.0	0.0	0.0	V
V <sub>ssio</sub> Supply Voltage	0.0	0.0	0.0	V
V <sub>DD</sub> Supply Voltage	0.9	1.0	1.05	V
Vwi Write Inhibit Voltage	2.1	2.3	2.5	V

Table 7: Pin Capacitance

Parameter	Symbol	Test Conditions	Density	Maximum	Units
Input Pin Capacitance C <sub>IN</sub> TEMP = 25°C; f = 1 M	TEMP = 25°C; f = 1 MHz;	1Gb	10.0	-F	
	Cin		4Gb	20.0	pF
Input / Output Pin		TEMP = 25°C; f = 1 MHz;	1Gb	10.0	_
Capacitance	CINOUT	$V_{IN} = 0V$	4Gb	20.0	pF



Table 8: DC Characteristics

Parameter	Symbol	Test Conditions	Donoity	3.0V E	3.0V Device (2.7V-3.6V)		
Farameter	Symbol	rest Conditions	Density	Minimum	Typical <sup>1</sup>	Maximum	Units
Read Current	IREAD	\/ (mov)  0mA	1Gb		20	50	
	IREAD	Vcc (max), Iоит=0mA	4Gb		50	170	
Write Current	l	Vac (may)	1Gb		25	60	mA
write Current	Iwrite	V <sub>CC</sub> (max)	4Gb		55	180	
Standby Current	I <sub>SB</sub>	E#=V <sub>IH</sub> ,	1Gb		10	40	
(-40°C to 125°C)	128	Vcc (max)	4Gb		40	160	
VDD Standby Current	IVDDSB	Vcc (max)	-		5	10	mA
VDD Read Current	I <sub>VDDR</sub>	Vcc (max)	-		10	50	mA
VDD Write Current	I <sub>VDDW</sub>	V <sub>CC</sub> (max)	-		10	50	mA
Input Leakage Current	lu	V <sub>IN</sub> =0 to V <sub>CC</sub> (max)		-	-	±1.0	μΑ
Output Leakage Current	ILO	Vout=0 to Vcc (max)		-	-	±1.0	μΑ
Input High Voltage	V <sub>IH</sub>			0.8xV <sub>CC</sub>	-	V <sub>CC</sub> +0.3	V
Input Low Voltage	VıL			-0.5	-	0.2xVcc	V
Output High Voltage Level	Vон	I <sub>OH</sub> = -1.6mA		Vcc-0.5	-	-	V
Output Low Voltage Level	V <sub>OL</sub>	I <sub>OL</sub> = 1.6mA		-	-	0.4	V

Table 9: Magnetic Immunity Characteristics

Parameter	Symbol	Maximum	Units
Magnetic Field During Write	H <sub>max_write</sub>	24000	A/m
Magnetic Field During Read	H <sub>max_read</sub>	24000	A/m

Table 10: AC Test Conditions

Parameter	Value
Input pulse levels	0.0V to V <sub>CC</sub>
Input rise and fall times	5ns
Input and output measurement timing levels	Vcc/2
Output Load	CL = 30pF



## Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only. Exposure to maximum rating for extended periods may adversely affect reliability.

Table 11: Absolute Maximum Ratings

Parameter	Minimum	Maximum	Units
Magnetic Field During Write		24000	A/m
Magnetic Field During Read		24000	A/m
Temperature Under Bias	-45	130	°C
Storage Temperature	-55 to	150	°C
Supply Voltage Vcc relative to Vss	-0.5	4.0	V
Voltage on any pin except V <sub>DD</sub>	-0.5	Vcc + 0.4	V
Voltage on V <sub>DD</sub>	1.8		V
DC output current lout	± 20		mA
ESD HBM (Human Body Model) ANSI/ESDA/JEDEC JS-001-2017	≥  2000 V		V
ESD CDM (Charged Device Model) ANSI/ESDA/JEDEC JS-002-2018	≥  500 V		V
Latch-Up (I-test) JESD78	≥  100 mA		mA
Latch-Up (Vsupply over-voltage test) JESD78	Pass	sed	



# **Write Operation**

ADDR[26:0] **New Address** E# tww W# DQ[31:0] **New Address** Data Don't Care

Figure 10: Write Operation

Table 12: Write Operation (W# Controlled)

Parameter	Symbol	Minimum	Maximum	Units
Write Cycle Time	tavav	45	-	ns
Address Set-Up Time	tavwl	0	-	ns
Address Valid to end of Write (G# High)	tavwh	28	-	ns
Address Valid to end of Write (G# Low)	tavwh	30	-	ns
Write Pulse Width (G# High)	twlwh, twleh	25	-	ns
Write Pulse Width (G# Low)	twlwh, twleh	25	-	ns
Data Valid to end of Write	<b>t</b> <sub>DVWH</sub>	15	-	ns
Data Hold Time	twhox	0	-	ns
Write recovery Time	twhax	12	-	ns

#### Notes:

G# is High (Logic '1') for Write operation

Power supplies must be stable

Addresses valid either before or at the same time as E# goes low






Figure 11: Write Operation (E# Controlled)

Table 13: Write Operation (E# Controlled)

Parameter	Symbol	Minimum	Maximum	Units
Write Cycle Time	tavav	45	-	ns
Address Set-Up Time	tavel	0	-	ns
Address Valid to end of Write (G# High)	taveh	28	-	ns
Address Valid to end of Write (G# Low)	taveh	30	-	ns
Write Pulse Width (G# High)	telwh, teleh	25	-	ns
Write Pulse Width (G# Low)	telwh, teleh	25	-	ns
Data Valid to end of Write	toveh	15	-	ns
Data Hold Time	tehdx	0	-	ns
Write recovery Time	tehax	12	-	ns

#### Notes:

G# is High (Logic '1') for Write operation

Power supplies must be stable

Addresses valid either before or at the same time as W# goes low



# **Bus Turnaround Operation – Read to Write**

ADDR[26:0] New Address E# W# DQ[31:0] - Datain Data **DQ[31:0] -** Dataout Don't Care

Figure 12: Bus Turnaround Operation

Table 14: Write Operation

Parameter	Symbol	Minimum	Maximum	Units
W# Low to Data Hi-Z	t <sub>WLQZ</sub>	0	15	ns
W# High to Output Active	t <sub>WHQX</sub>	3	-	ns

#### Notes:

Power supplies must be stable

Addresses valid either before or at the same time as E# goes low



# **Read Operation**




Figure 13: Read Operation

Table 15: Read Operation

Parameter	Symbol	Minimum	Maximum	Units
Read Cycle Time	tavav	45	-	ns
Address Cycle Time	tavqv	-	45	ns
Chip Enable Access Time	telqv	-	45	ns
Output Enable Access Time	tglqv	-	25	ns
Output Hold From Address Change	taxqx	3	-	ns
Chip Enable Low to Output Active	telqx	3	-	ns
Output Enable Low to Output Active	tGLQX	0	-	ns
Chip Enable High to Output Hi-Z	<b>t</b> ehQZ	0	15	ns
Output Enable High to Output Hi-Z	tgнqz	0	15	ns

Notes:

W# is High (Logic '1') for Read operation

Power supplies must be stable

Addresses valid either before or at the same time as E# goes low



## **Asynchronous Page Mode**

Asynchronous page mode is an extension of the legacy asynchronous read and write operations that improves the performance of the MRAM memory, as shown in Figure 13. On power up or reset, the MRAM memory defaults to legacy asynchronous mode to enable controllers to immediately access the memory. Page mode is also immediately available after asserting PG# low and E# high. No special commands or setup are necessary.




Figure 14: 4-Word Asynchronous Page Mode Comparison with Legacy Asynchronous Mode

Figure 14 shows the page mode functional block diagram. During a page write, a new page is accessed by changing any of the upper addresses A[max:2]. A subsequent write commands (W# toggle) can load the data buffers with new data to be written to any of the adjacent addresses A[1:0]. During page read, an initial asynchronous read access if executed during which 4 data words are read from the memory array simultaneously, and loaded into an internal page buffer, while the first data word is output onto the memory bus. Subsequent reads are output from the data buffer, providing up to two times the read and write access speed of conventional asynchronous reads.






Figure 15: Page Mode Functional Block Diagram

## **Asynchronous Page Mode Read Operation**

Asynchronous page mode reads are initiated by the memory controller in the same way as asynchronous single-word reads by asserting E# or changing any of the upper addresses A[max:2]. In Figure 15; an address is placed on the address bus, and E# and G# are asserted. Multiple data words are "sensed" simultaneously, and loaded into an internal page buffer while the first data word is being output onto the data bus. After the initial-access delay (tAA), read data is driven onto the data bus and then sampled by the memory controller. When the next read address is within the page-buffer range A[1:0], subsequent data is output from the page buffer, not from the MRAM array. A shorter access delay (tAAP) occurs when data is read from the page buffer. The low-order address bits are used to access the page buffer, and determine which word is output. Four-word page access uses A[1:0];




Figure 16: Asynchronous Page Read Operation



## **Asynchronous Page Mode Write Operation**

For Asynchronous page mode write, shown in Figure 16, the first write pulse defines the first write access (tpwc). While E# is maintained LOW, a subsequent write pulse along with a new adjacent address A[1:0] executes a page mode write access. E# must be LOW upon completion of a page write access. Asserting E# HIGH at the beginning or the middle of a page access will abort it.




Figure 17: Asynchronous Page Write Operation

# **Asynchronous Page Mode Write to Single Write**

On power up or reset, the MRAM memory defaults to the legacy asynchronous mode. The page mode is immediately available after asserting PG# low while maintaining E# HIGH for t<sub>PGSL</sub>. Returning to legacy mode can be achieved by asserting PG# HIGH and E# for t<sub>PGSH</sub>.




Figure 18: Page Write to Single Write Timing Diagram



# **Asynchronous Page Mode AC Timing**

Table 16: Page Mode AC Timing

Parameters	Description	Min	Max	Unit
twa	Write access time	45	-	ns
twc	Chip enable LOW to write enable HIGH	30	-	ns
twhax	Write recovery time	15	-	ns
tw	Write enable low time	25	-	ns
tas	Address setup time (to E# Low)	0	-	ns
t⊨	Chip enable access time	-	45	ns
t <sub>AA</sub>	Address access time	-	45	ns
to	Output enable access time	-	15	ns
tpwc	Page write access	15		ns
twp	Write enable low time	6		ns
twph	Write enable high time	6		ns
tahp	Page mode address hold time (to W# High)	6		ns
tasp	Page mode setup hole time (to W# High)	6		ns
taap	Page mode address access time	-	15	ns
<b>t</b> ohp	Page mode output hold time	5	-	ns
<b>t</b> PGSL	Page mode select to E# Low	10	-	ns
<b>t</b> PGSH	Page mode unselect to E# Low	10	-	ns
tрgн	Page mode high time	45	-	ns
tен	E# High time	10	-	ns
tон	Output hold time	5	-	ns
tep	Page E# low time	45	-	ns
t <sub>DSP</sub>	Page mode data setup time (to W# High)	6	-	ns
tohp	Page mode data hold time (to W# High)	6	-	ns



# **Endurance and Data Retention**

Table 17: Endurance and Data Retention

Parameter	Symbol	Test Conditions	Minimum	Units
Write Endurance	END	-	10 <sup>16</sup>	cycles
		125°C	10	
		105°C	10	
Data Retention	RET	85°C	1,000	years
		75°C	10,000	
		65°C	1,000,000	



# **Thermal Resistance**

Table 18: Thermal Resistance Specifications

Parameter	Description	Test Conditions	142 Ball FBGA (1Gb)	142 Ball FBGA (4Gb)	Unit
θ <sub>JA</sub>	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and	17.89	17.90	
θις	Thermal resistance (junction to case)	procedures for measuring thermal impedance, per EIA/JESD51	2.10	2.19	°C/W

#### Notes:

<sup>1:</sup> These parameters are guaranteed by characterization; not tested in production.

<sup>2:</sup> Ambient temperature, T<sub>A</sub> 25 °C

<sup>3:</sup> Worst case Junction temp specified for Top die  $(\theta_{JA})$  and Bottom die  $(\theta_{JC})$ 



## **Product Use Limitations**

Avalanche reserves the right to make changes to the information in this document, and related hardware, software and system (collectively referred to as "**Products**") without notice. This document supersedes and replaces any and all prior or contemporaneous information or arrangement of any kind relating to the subject matter hereof. This document and any information set forth herein may not be reproduced without the prior written permission from Avalanche.

Critical Applications. Products are not authorized for use in applications in which failure of the Avalanche component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Avalanche assumes no liability for Products if used for Critical Applications. Should customer or distributor purchase, use, or sell any Avalanche component for Critical Applications, customer and distributor shall indemnify and hold harmless Avalanche and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such Critical Application, whether or not Avalanche or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Products.

<u>Automotive Applications</u>. Products are not authorized for use in automotive applications unless specified by Avalanche. Avalanche assumes no liability for Products if used for automotive applications. Distributor and customer shall assume the sole risk and liability for such use and shall indemnify and hold Avalanche harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of Products in automotive applications.

<u>Customer Responsibility</u>. Customers are solely responsible for the design and operation of their systems using Products. It is customer's sole responsibility to determine whether Products are suited for their system. Customers are required to incorporate good safety design measures and adequate safeguards to eliminate risks of personal injury, death, or severe property or environmental damages that could result from failure of Products. **AVALANCHE ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS AND DAMAGES OR LOSSES OCCURING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.** 

The information contained herein is presented only as guidance for Product use. Avalanche assumes no responsibility for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Products. No license to any intellectual property right is granted by this document, whether expressed or implied. You may not perform compositional, structural, functional or other analysis of Products, or undertake deconvolution or reverse engineering with respect to Products.

#### **Limited Warranty**

In no event shall Avalanche and its representatives be liable for any indirect, incidental, punitive, special or consequential damages (including but not limited to loss of use, revenue or profit), whether or not such damages are based on tort, warranty, breach of contract or other legal theory.

In no event shall Avalanche's aggregate liability for any breach, warranty, indemnity or other obligation or liability arising out of or in connection with the sale of Products or the use of any Products exceed the purchase price of the particular Product(s) or services with respect to which losses or damages are claimed.



# **Revision History**

Revision	Date	Change Summary	
REV A	11/19/2019	Preliminary release	
REV B	12/19/19	Removed commercial grade	
		Added x32 configuration	
		Removed 54-pin TSOP	
		Added 92-ball FBGA	
		Updated DC characteristics and pin capacitance	
		Updated part number options	
REV C	02/19/2020	Added 125 degrees option	
		Updated 92-ball package	
REV D	10/8/2020	Removed 256Mb density and added 2Gb density	
		Removed Industrial, Industrial Extended temp grade options, added	
		military temp grade option	
		Removed 35ns performance option	
		Updated 92-FBGA dimensions	
		Added radiation specs	
		Updated OPN decoder and valid combinations Updated Electrical Specifications, write operation specifications and read	
		operation specifications.	
		Added Endurance and Retention specs	
REV E	10/23/2020	Removed radiation specs	
REV F	3/15/2021	Added 4Gb device option	
IXEV I	3/13/2021	Changed 92-ball BGA to 142-ball BGA; updated package ball assignments	
		and outline drawing	
		Added Asynchronous Page Mode	
		Removed Industrial and Industrial Plus temp grades	
		Removed sleep mode	
REV G	5/27/2021	Updated BGA Pin assignments	
REV H	6/15/2021	Corrected INT# pin assignment and updated package drawings	
REV I	6/15/2021	Remove restrictions of use in Military applications	
		Changed temp spec to -40. Plastic parts will only be qualified to -40	
		degrees Centigrade.	
REV J	6/21/2021	Updated Package Ball assignment to conform to JEDED standard	
REV K	8/23/2021	Updated Page mode timing : Tpwc in table 15.	
		Corrected Isb in summary table	
		Added Pin descriptions for E# and PG#.	
		Updated timing diagrams (Figures 15, 16 & 17) to show E# instead of CE#;	
		W# instead of WE# and G# instead of OE#.	
		Removed Byte enable from Table 14	
REV L	9/3/2021	Updated package dimension to show Ball diameter	
		Removed redundant notes describing dimensions on package dimension	
		page.	
DE\/ 14	0/00/0004	Fixed I/O Power legend to show VCCQ	
REV M	9/29/2021	Removed 512Mb and 2Gb densities	
		Removed Tape & Reel as an ordering option	
DEV/ N	10/20/2024	Added Vccio to the specification	
REV N	10/20/2021	Added Hardware RST# pip	
		Added Hardware RST# pin Temp spec in Part number corrected to show 0M	
REV O	12/09/2021	Added $V_{DD}$ and $V_{BYP}$ pin description and PowerUp/Powerdown sequence	
REV S	12/20/2021	Updated Table 5 with Vcc Ramp time	
NEV 3	12/20/2021	Operated Table 5 with VCC Kamp time	



DEV. T	0.4./4.0./00.00	D LOA LOGOLUL III ( III LA LA
REV T	01/18/2022	Removed 64 and 256Mb densities from this data sheet
REV U	03/31/2022	Renamed VCCQ to VCCIO
		Added pin assignment table
		Relaxed Vdd spec to +-7.5% from +-5%
	04/29/2022	Added ball assignment of ADDR[17:12] to signal description table
		Added package thermal
	05/16/2022	Updated Pictures with new Figure #
		Updated DC Characteristics Table: Current numbers are based on UMC's
		analysis of their current 22nm process.
		Added V <sub>DD</sub> to supply line on Front page
	05/23/2022	Updated Power sequencing description under DEVICE INITIALIZATION
		Added Absolute Maximum Ratings Table
		Called out specific voltages are allowed for V <sub>CCIO</sub> on front page.
	05/25/2022	Removed Power sequencing case of VDD going low before VCC
		Added Absolute Maximum rating on VDD
REV V	07/01/2022	Changed the nominal height to be compatible with Gen 3 Serial devices:
		Nominal Thickness in Figure 5 changed from 1.39 to 1.43.
		Leaded ball options added to Order Option Table
REV W	07/19/2022	Removed Performance table
		Added Extended Safe Operating Area as well as Normal Operating Conditions
		Removed redundant Package drawing table

