

SPI Serial Persistent SRAM Memory

(AS3001101, AS3004101, AS3008101, AS3016101)

Features

- Interface
 - Serial Peripheral Interface SPI, up to 50MHz clock rate
- Technology
 - 40nm pMTJ STT-MRAM
 - Virtually unlimited Data Endurance and Data Retention (see *Endurance & Retention* on page 20)
- Density
- 1Mb, 4Mb, 8Mb, 16Mb
- Operating Voltage Range
 - Vcc: 2.70V 3.60V
- Operating Temperature Range
 - Industrial: -40°C to 85°C
 - Industrial Plus: -40°C to 105°C

- Packages
 - 8-pad WSON (5.0mm x 6.0mm)
 - 8-pin SOIC (5.2mm x 5.2mm)
- Data Protection
 - Hardware Based
 - Write Protect Pin (WP#)
 - Software Based
 - Address Range Selectable through Configuration bits (Top/Bottom, Block Protect [2:0])
- Supports JEDEC Reset
- RoHS & REACH Compliant

Performance

Device Operation	Typical Values	Units
Frequency of Operation	50 (maximum)	MHz
Standby Current	160 (typical)	μA
Deep Power Down Current	5 (typical)	μA
Active Read Current – (1-1-1) @ 50MHz	8 (typical)	mA
Active Write Current – (1-1-1) @ 50MHz	14 (typical)	mA



Table of Contents

Features1
Performance 1
Table of Contents
General Description
Ordering Options
Valid Combinations — Standard
Signal Description and Assignment 6
Package Options7
8-Pad WSON (Top View)7
8-Pin SOIC (Top View)7
Package Drawings
8-Pad WSON
8-Pin SOIC
Architecture10
Device Initialization
Memory Map13
Register Map14
Status Register / Device Protection Register (Read/Write)14
Device Identification Register (Read Only)16
Instruction Set17
Instruction Description and Structures
Electrical Specifications
CS# Operation & Timing24
Data Output Operation & Timing26
WP# Operation & Timing27
Product Use Limitations
Limited Warranty
Revision History



General Description

ASxxxx401 is a magneto-resistive random-access memory (MRAM). It is offered in density ranging from 1Mbit to 16Mbit. MRAM technology is analogous to Flash technology with SRAM compatible read/write timings (Persistent SRAM, P-SRAM). Data is always non-volatile.

	SRAM	Flash	EEPROM	MRAM
Non-Volatility	-	\checkmark	\checkmark	\checkmark
Write Performance	\checkmark	_	_	\checkmark
Read Performance	\checkmark	-	_	\checkmark
Endurance	\checkmark	-	-	\checkmark
Power	-	-	_	

Figure 1: Technology Comparison

MRAM is a true random-access memory; allowing both reads and writes to occur randomly in memory. MRAM is ideal for applications that must store and retrieve data without incurring large latency penalties. It offers low latency, low power, infinite endurance and scalable non-volatile memory technology.

ASxxxx401 has a Serial Peripheral Interface (SPI). SPI is a synchronous interface which uses separate lines for data and clock to help keep the host and slave in perfect synchronization. The clock tells the receiver exactly when to sample the bits on the data line. This can be either the rising (low to high) or falling (high to low) or both edges of the clock signal; please consult the instruction sequences in this datasheet for more details. When the receiver detects that correct edge, it can latch in the data.


ASxxxx401 is available in small footprint 8-pad WSON and 8-pin SOIC packages. These packages are compatible with similar low-power volatile and non-volatile products.

ASxxxx401 is offered with industrial (-40°C to 85°C) and industrial plus (-40°C to 105°C) operating temperature ranges.



Ordering Options

The ordering part numbers are formed by a valid combination of the following options:





Valid Combinations — Standard

Valid Combinations list includes device configurations currently available. Contact your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

	Valid Combinations – 50MHz								
Base Part Number	Temperature Range	Package Type	Packing Type	Part Number					
AS3001401-0050X	0I, 0P	WA, SA	R, Y	AS3001101-0050X0IWAR					
				A\$3001101-0050X0IWAY					
				AS3001101-0050X0ISAR					
				AS3001101-0050X0ISAY					
				AS3001101-0050X0PWAR					
				AS3001101-0050X0PWAY					
				AS3001101-0050X0PSAR					
				AS3001101-0050X0PSAY					
AS3004401-0050X	0I, 0P	WA, SA	R, Y	AS3004101-0050X0IWAR					
				AS3004101-0050X0IWAY					
				AS3004101-0050X0ISAR					
				AS3004101-0050X0ISAY					
				AS3004101-0050X0PWAR					
				AS3004101-0050X0PWAY					
				AS3004101-0050X0PSAR					
				AS3004101-0050X0PSAY					
AS3008401-0050X	0I, 0P	WA, SA	R, Y	AS3008101-0050X0IWAR					
				AS3008101-0050X0IWAY					
				AS3008101-0050X0ISAR					
				AS3008101-0050X0ISAY					
				AS3008101-0050X0PWAR					
				AS3008101-0050X0PWAY					
				AS3008101-0050X0PSAR					
				AS3008101-0050X0PSAY					
AS3016401-0050X	0I, 0P	WA, SA	R, Y	AS3016101-0050X0IWAR					
				AS3016101-0050X0IWAY					
				AS3016101-0050X0ISAR					
				AS3016101-0050X0ISAY					
				AS3016101-0050X0PWAR					
				AS3016101-0050X0PWAY					
				AS3016101-0050X0PSAR					
				AS3016101-0050X0PSAY					

Table 1: Valid Combinations List



Signal Description and Assignment

Figure 2: Device Pinout





Table 2: Signal Description

Signal	Туре	Description
CS#	Input	Chip Select: When CS# is driven High, the device will enter standby mode. All other input pins are ignored and the output pin is tri-stated. Driving CS# Low enables the device, placing it in the active mode. After power-up, a falling edge on CS# is required prior to the start of any instructions.
WP#	Input	Write Protect (SPI): Write protects the status register in conjunction with the enable/disable bit of the status register. This is important since other write protection features are controlled through the Status Register. When the enable/disable bit of the status register is set to 1 and the WP# signal is driven Low, the status register becomes read-only and the WRITE STATUS REGISTER operation will not execute. This signal does not have internal pullups, it cannot be left floating and must be driven.
CLK	Input	Clock: Provides the timing for the serial interface. address and data inputs are latched on the rising edge of the clock. Data is output on the falling edge of the clock.
SI	Input	Serial Data Input (SPI): The unidirectional I/O transfers data into the device on the rising edge of the clock in Single SPI mode.
SO	Output	Serial Data Output (SPI): The unidirectional I/O transfers data out of the device on the falling edge of the clock in Single SPI mode.
Vcc	Supply	V _{cc} : Core and I/O power supply.
V _{ss}	Supply	V _{ss} : Core and I/O ground supply.





Package Options 8-Pad WSON (Top View)

Figure 3: 8-Pad WSON



8-Pin SOIC (Top View)








Package Drawings


8-Pad WSON



Revision: F



8-Pin SOIC



Revision: F Avalanche Technology



Architecture

ASxxxx401 is a high performance serial STT-MRAM device. It features a SPI-compatible bus interface running at 50MHz, and hardware/software based data protection mechanisms.

When CS# is Low, the device is selected and in active power mode. When CS# is High, the device is deselected but can remain in active power mode until ongoing internal operations are completed. Then the device goes into standby power mode and device current consumption drops to I_{SB}.

ASxxxx401 contains an 8-bit instruction register. All functionality is controlled through the values loaded into this instruction register. The device is accessed via the SPI pins. *Table 3* summarizes all the different interface modes supported and their respective I/O usage. *Table 4* shows the clock edge used for each instruction component.

Nomenclature adoption: A typical SPI instruction consists of command, address and data components. The bus width to transmit these three components varies based on the SPI interface mode selected. To accurately represent the number of I/Os used to transmit these three components, a nomenclature (command-address-data) is adopted and used throughout this document. Integers placed in the (command-address-data) fields represent the number of I/Os used to transmit the particular component. 1-1-1 means command, address and data are transmitted on a single I/O.

Table 3: Interface Modes of Operations

Instruction	SPI		
Component	(1-1-1)		
Command	SI		
Address	SI		
Data Input	SI		
Data Output	SO		

Table 4: Clock Edge Used for instructions

Instruction Type	Command	Address	Data Input	Data Output
(1-1-1)	<u></u> R	<u></u> R	<u></u> R	۶¥

Notes:

R: Rising Clock Edge F: Falling Clock Edge

ASxxxx401 offers both hardware and software based data protection schemes. Hardware protection is through WP# pin. Software protection is controlled by configuration bits in the Status register. Both schemes inhibit writing to the registers and memory array.

One lower power state is available in ASxxxx401, namely Deep Power Down. Data is not lost while the device is in either of this low power state. Moreover, the device maintains all its configurations.






Figure 5: Functional Block Diagram

Table 5: Modes of Operation

Mode	Current	CS#	S# CLK SI		SO
Standby	tandby I _{SB} H Gated Gated / Hi-Z		Gated / Hi-Z	Hi-Z / Hi-Z	
Active - Read	ive - Read I _{READ} L Toggle Com		Command, Address	Data Output	
Active - Write	IWRITE	L	Toggle Command, Address, Data Input		Hi-Z
Deep Power Down IDPD		Н	Gated	Gated / Hi-Z	Hi-Z / Hi-Z

Notes:

H: High (Logic '1') L: Low (Logic '0') Hi-Z: High Impedance



Device Initialization

When powering up, the following procedure is required to initialize the device correctly:

- Ramp up Vcc (RvR)
- CS# must follow V_{cc} during power-up (a 10KΩ pull-up Resistor to V_{cc} is recommended)
- It is recommended that no instructions are sent to the device when Vcc is below Vcc (minimum)
- During initial Power-up, recovering from power loss or brownout, a delay of t_{PU} is required before normal operation commences
- Upon Power-up, the device is in Standby mode




Figure 6: Power-Up Behavior

When powering down, the following procedure is required to turn off the device correctly:

- Ramp down V_{CC} (R_{VF})
- CS# must follow V_{CC} during power-down (a 10KΩ pull-up Resistor to V_{CC} is recommended)
- It is recommended that no instructions are sent to the device when Vcc is below Vcc (minimum)
- The Power-up timing needs to be observed after Vcc goes above Vcc (minimum)




Figure 7: Power-Down Behavior



1Mbit – 16Mbit SPI P-SRAM Memory

Parameter	Symbol Test Conditions			3.0V		
Farameter			Minimum	Typical	Maximum	Units
V _{cc} Range	Vcc		2.7	-	3.6	V
V _{cc} Ramp Up Time	Rvr		30	-	-	µs/V
V _{cc} Ramp Down Time	Rvf	All operating	20	-	-	µs/V
V _{cc} Power Up to First Instruction	tPU		250	-	-	μs
V _{cc} Cutoff – Must Initialize Device	Vcc- CUTOFF	voltages and temperatures	1.6	-	-	V
Time to Enter Deep Power Down	t _{EDPD}		-	-	3	μs
Time to Exit Deep Power Down	t exdpd		-	-	400	μs
CS# Pulse Width	tcsdpd		50	-	-	ns

Table 6: Power Up/Down Timing – 3.0V

Memory Map

Table 7: Memory Map

Density	Address Range	24-bit Address [23:0]				
1Mb	000000h – 01FFFFh	[23:17] – Logic '0'	[16:0] - Addressable			
4Mb	000000h – 07FFFFh	[23:19] – Logic '0'	[18:0] - Addressable			
8Mb	000000h – 0FFFFFh	[23:20] – Logic '0'	[19:0] - Addressable			
16Mb	000000h – 1FFFFh	[23:21] – Logic '0'	[20:0] - Addressable			



Register Map

Status Register / Device Protection Register (Read/Write)

Status register is a legacy SPI register and contains options for enabling/disabling data protection. The register bits are initialized to their default state on device initialization. Any modifications of the bits is volatile, if power is removed then on next boot up the default state is restored.

The WREN bit must be set to "1" to enable write operations. This bit can only be set by executing the Write Enable (WREN) instruction opcode.

The device supports Back-to-Back write operations: WREN is prerequisite to only the first Memory Array Write instruction. The WREN bit doesn't clear to "0" following subsequent memory write opcodes. WREN disable instruction must be executed to reset WREN.

Bits	Name	Description	Read / Write	Default State	Selection Options
SR[7]	WP#EN	Hardware Based WP# Protection Enable/Disable	R/W	0	1: Protection Enabled – write protects when WP# is Low 0: Protection Disabled – Doesn't write protect when WP# is Low
SR[6]	Reserved	Reserved	-	-	-
SR[5]	TBPSEL	Software Top/Bottom Memory Array Protection Selection	R/W	0	1: Bottom Protection Enabled (Lower Address Range) 0: Top Protection Enabled (Higher Address Range)
SR[4]	BPSEL[2]	Block Protect Selection Bit 2	R/W	0	Plack Protection Pite (Table 0
SR[3]	BPSEL[1]	Block Protect Selection Bit 1	R/W	0	Block Protection Bits (Table 9, Table 10)
SR[2]	BPSEL[0]	Block Protect Selection Bit 0	R/W	0	
SR[1]	WREN	Write Operation Protection Enable/Disable	R	0	 1: Write Operation Protection Disabled 0: Write Operation Protection Enabled
SR[0]	RSVD	Reserved	R	0	Reserved for future use

Table 8: Status Register – Read and Write

Table 9: Top Block Protection Address Range Selection (TBPSEL=0)

BPSEL [2]	BPSEL [1]	BPSEL [0]	Protected Portion	1Mb	4Mb	8Mb	16Mb		
0	0	0	None	None	None	None	None		
0	0	1	Upper 1/64	01F800h – 01FFFFh	07E000h – 07FFFFh	0FC000h – 0FFFFFh	1F8000h – 1FFFFFh		
0	1	0	Upper 1/32	01F000h – 01FFFFh	07C000h – 07FFFFh	0F8000h – 0FFFFFh	1F0000h – 1FFFFFh		
0	1	1	Upper 1/16	01E000h – 01FFFFh	078000h – 07FFFFh	0F0000h – 0FFFFFh	1E0000h – 1FFFFFh		
1	0	0	Upper 1/8	01C000h – 01FFFFh	070000h – 07FFFFh	0E0000h – 0FFFFFh	1C0000h – 1FFFFFh		
1	0	1	Upper 1/4	018000h – 01FFFFh	060000h – 07FFFFh	0C0000h – 0FFFFFh	180000h – 1FFFFFh		
1	1	0	Upper 1/2	010000h – 01FFFFh	040000h – 07FFFFh	080000h – 0FFFFFh	1F0000h – 1FFFFFh		



1Mbit – 16Mbit SPI P-SRAM Memory

1 1 All 000000h – 01FFFFh 000000h – 07FFFFh 000000h – 0FFFFh 000000h – 1FFFFh	-							-
		1	1	1	All	000000h – 01FFFFh	000000h – 0FFFFFh	000000h –

Table 10: Bottom Block Protection Address Range Selection (TBPSEL=1)

BPSEL [2]	BPSEL [1]	BPSEL [0]	Protected Portion	1Mb	4Mb	8Mb	16Mb
0	0	0	None	None	None	None	None
0	0	1	Lower 1/64	000000h – 0007FFh	000000h – 001FFFh	000000h – 003FFFh	000000h – 007FFFh
0	1	0	Lower 1/32	000000h – 00FFFh	000000h – 003FFFh	000000h – 007FFFh	000000h – 00FFFFh
0	1	1	Lower 1/16	000000h – 001FFFh	000000h – 007FFFh	000000h – 00FFFFh	000000h – 01FFFFh
1	0	0	Lower 1/8	000000h – 003FFFh	000000h – 00FFFFh	000000h – 01FFFFh	000000h – 03FFFFh
1	0	1	Lower 1/4	000000h – 007FFFh	000000h – 01FFFFh	000000h – 03FFFFh	000000h – 07FFFFh
1	1	0	Lower 1/2	000000h – 00FFFFh	000000h – 03FFFFh	000000h – 07FFFFh	000000h – 0FFFFFh
1	1	1	All	000000h – 01FFFFh	000000h – 07FFFFh	000000h – 0FFFFFh	000000h – 1FFFFFh

Table 11: Write Protection Modes

WREN (Status Register)	WP#EN (Status Register)	WP# (Pin)	Status Register	Memory ¹ Array Protected Area	Memory ¹ Array Unprotected Area
0	Х	X	Protected	Protected	Protected
1	0	X	Unprotected	Protected	Unprotected
1	1	Low	Protected	Protected	Unprotected
1	1	High	Unprotected	Protected	Unprotected

Notes: High: Logic '1' Low: Logic '0' X: Don't Care - Can be Logic '0' or '1' Protected: Write protected Unprotected: Writable 1: Memory address range protection based on Block Protection Bits



Device Identification Register (Read Only)

Device identification register contains Avalanche's Manufacturing ID along with device configuration information.

Bits	Avalanche Manufacturer's ID			Device Configurat	ion	
10[24.0]	ID[31:24]	Interface	Voltage	Temp	Density	Freq
ID[31:0]		ID[23:20]	ID[19:16]	ID[15:12]	ID[11:8]	ID[7:0]

Manufacturer ID	Interface	Voltage	Temperature	Density	Frequency
31-24	23-20	19-16	15-12	11-8	7-0
1110 0110	0001-SPI (111)	0001 - 3V	000040°C- 85°C	0001 - 1Mb	00000110 – 50Mhz
			000140ºC-105ºC	0010 - 4Mb	00000011 – 40Mhz 00000100 – 35Mhz
				0011 - 8Mb	00000101 – 27Mhz
				0100 - 16Mb	

Table 13: Memory Read Latency Cycles vs. Maximum Clock Frequency

Read Type	Latency	Max Frequency		
Reau Type	Latency	ASxxxx2x050xx		
1-1-1	0	50MHz		



Instruction Set

#	Instruction Name	Command (Opcode)	(1-0-0)	(1-0-1)	(1-1-1)	Data Bytes	Max. Frequency	Prerequisite
1	No Operation	NOOP 00h	•				50 MHz	
2	Write Enable	WREN 06h	•				50MHz	
3	Write Disable	WRDI 04h	•				50 MHz	
4	Enter Deep Power Down	DPDE B9h	•				50 MHz	
5	Software Reset Enable	SRTE 66h	•				50 MHz	
6	Software Reset	SRST 99h	•				50 MHz	SRTE
7	Exit Deep Power Down	DPDX ABh	•				50 ⁷ MHz	
8	Read Status Register	RDSR 05h		•		1	50 MHz	
9	Read Device ID	RDID 9Fh		•		4	50 MHz	
10	Write Status Register	WRSR 01h		•		1	50 MHz	WREN
11	Read Memory Array	READ 03h			•	1 to ∞	50 MHz	
12	Write Memory Array	WRTE 02h			•	1 to ∞	50 MHz	WREN

Table 14: Instruction Set

Notes:

1: A typical SPI instruction consists of command, address and data components. The bus width to transmit these three components varies based on the SPI interface mode selected. To accurately represent the number of I/Os used to transmit these three components, a nomenclature (command-address-data) is adopted and used throughout this document. Integers placed in the (command-address-data) fields represent the number of I/Os used to transmit the particular component. As an example, 1-1-1 means command, address and data are transmitted on a single I/O (SI).

2: Registers do not wrap data during reads. Reading beyond the specified number of bytes will yield indeterminate data.




Instruction Description and Structures

All communication between a host and ASxxxx401 is in the form of instructions. Instructions define the operation that must be executed. Instructions consist of a command followed by an optional address modifier and data transfer to or from ASxxxx401. All command, address and data information is transferred sequentially. Instructions are structured as follows:

- Each instruction begins with CS# going Low (logic '0') and ends with CS# returning High (Logic'1').
- CLK marks the transfer of each bit.
- Each instruction starts out with an 8-bit command. The command selects the type of operation ASxxxx401 must perform. The command is transferred on the rising edges of CLK.
- The command can be stand alone or followed by address to select a memory location or register. The address is always 24-bits wide.
 - The address is transferred on the rising edges of CLK.
- The address bits are followed by data bits. For Write instructions:
 - Write data bits to ASxxxx401 are transferred on the rising edges of CLK.
- Write instructions must be preceded by the WREN instruction. WREN instruction sets the WREN bit in the Status register. WREN bit is reset at the end of every Write instruction. WREN bit can also be reset by executing the WRDI instruction.
- Similar to write instructions, In read instructions, the address bits are followed by data bits for read instructions:
 - Read data bits from ASxxxx401 are transferred on the falling edges of CLK.
- The entire memory array can be read from or written to using a single read or write instruction. After the staring address is entered, subsequent address are internally incremented as long as CS# is Low and CLK continues to cycle.
- All commands, address and data are shifted with the most significant bit first.

Figure 8 to Figure 10 show the description of instruction types supported.

Figure 8: Description of (1-0-0) Instruction Type









Figure 9: Description of (1-0-1) Instruction Type

Figure 10: Description of (1-1-1) Instruction Type





Electrical Specifications

	Table 15: Recommended Operating Conditions									
Parameter / Co	ndition	Minimum	Typical	Maximum	Units					
Operating Temperature	Industrial	-40.0	-	85.0	°C					
Operating Temperature	Industrial Plus	-40.0	-	105.0	°C					
V _{cc} Supply Voltage (3.0V)	3.0V	2.7	3.0	3.6	V					
V _{ss} Supply Voltage		0.0	0.0	0.0	V					

Table 15, De dad Oparating Canditi

Table 16: Pin Capacitance

Parameter	Test Conditions	Symbol	Maximum	Units
Input Pin Capacitance	TEMP = 25°C; f = 1 MHz; V _{IN} = 3.0V	CIN	5.0	pF
Output Pin Capacitance	TEMP = 25° C; f = 1 MHz; V _{IN} = 3.0V	CINOUT	6.0	pF

Table 17: Endurance & Retention

Parameter	Symbol	Test Conditions	Minimum	Units
Write Endurance	END	-	10 ¹⁴	cycles
		105°C	10	
Data Datantian		85°C	1,000	
Data Retention	RET	75°C	10,000	years
		65°C	1,000,000	



1Mbit – 16Mbit SPI P-SRAM Memory

_			Test Conditions Mi		evice (2.7	V-3.6V)	
Parameter	Symbol	Test Conditions	;	Minimum	Typical	Maximum	Units
Read Current (1-1-1)	IREAD1	$\label{eq:Vcc} \begin{array}{l} V_{CC} = 3.6V, \ I_{OUT} = 0mA, \\ CLK = 50MHz \ (V_{IL} / V_{IH}), \\ CS\# = V_{IL}, \ SI = V_{IL} \ or \ V_{IH} \end{array}$		-	8	9	mA
Write Current (1-1-1)		$V_{CC} = 3.6V, I_{OUT}=0mA,$ $CLK=50MHz (V_{IL} / V_{IH}),$ $CS\#=V_{IL}, SI=V_{IL} or V_{IH}$ $Ta = 25^{\circ}C.$		-	14	16	mA
			Ta = 25⁰C	-	160	-	μA
Standby Current	lsв	$V_{CC} = 3.6V, CLK=V_{CC},$ CS#=V _{CC} , SI=V _{CC}	Ta = 85⁰C	-	-	400	μA
			Ta =105⁰C	-	-	700	μA
Deep Power Down Current	IDPD	Vcc = 3.6V, CLK=Vcc, CS#=Vcc, SI=Vcc		-	5	25	μA
Input Leakage Current	ILI	V _{IN} =0 to V _{CC} (max	V _{IN} =0 to V _{cc} (max)		-	±1.0	μA
Output Leakage Current	Ilo	Vout=0 to Vcc (ma	x)	-	-	±1.0	μA
Input High Voltage	Vін			0.7xVcc	-	Vcc+0.3	V
Input Low Voltage	VIL			-0.3	-	0.3xVcc	V
Output High Voltago Loval	Vou	Іон = -100μА		Vcc-0.2	-	-	V
	Dutput High Voltage Level V _{OH} I _{OH} = -1mA			2.4	-	-	V
Output Low Voltage Level	Vol	I _{OL} = 150μA		-	-	0.2	V
Output LOW VOItage Level	VOL	$I_{OL} = 2mA$		-	-	0.4	V

Table 18: 3.0V DC Characteristics



Absolute Maximum Ratings

Stresses greater that those listed may cause permanent damage to the device. This is a stress rating only. Exposure to maximum rating for extended periods may adversely affect reliability.

Parameter	Minimum	Maximum	Units
Magnetic Field During Write		24000	A/m
Magnetic Field During Read		24000	A/m
Junction Temperature		125	°C
Storage Temperature	-55 to 150		°C
Supply Voltage Vcc relative to Vss	-0.5	4.0	V
Voltage on any pin	-0.5	Vcc + 0.4	V
DC output current lout	± 20		mA
ESD HBM (Human Body Model) ANSI/ESDA/JEDEC JS-001-2017	≥ 2000 V		V
ESD CDM (Charged Device Model) ANSI/ESDA/JEDEC JS-002-2018	≥ 500 V		V
Latch-Up (I-test) JESD78	≥ 100 mA		mA
Latch-Up (Vsupply over-voltage test) JESD78	Pas		

Table 19: Absolute Maximum Ratings



Table 20: AC Test Conditions

Parameter	Value
Input pulse levels	0.0V to V _{CC}
Input rise and fall times	3.0ns
Input and output measurement timing levels	Vcc/2
Output Load	CL = 30.0pF



CS# Operation & Timing

Figure 11: CS# Operation & Timing




Table 21: CS# Operation

Parameter	Symbol	Minimum	Maximum	Units
Clock Frequency	fclк	1	50	MHz
Clock Low Time	tc∟	0.45 * 1/ f _{CLK}	-	ns
Clock High Time	tсн	0.45 * 1/ f _{CLK}	-	ns
Chip Deselect Time after Read Cycle	tcs1	20	-	ns
Chip Deselect Time after Register Write Cycle ¹	tcs2	5	-	μs
Chip Deselect Time after Write Cycle	tcs3	280	-	ns
CS# Setup Time (w.r.t CLK)	tcss	5	-	ns
CS# Hold Time (w.r.t CLK)	tсsн	4	-	ns

Notes:



Command, Address and Data Input Operation & Timing




Figure 12: Command, Address and Data Input Operation & Timing

Table 22: Command, Address and Data Input Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
Data Setup Time (w.r.t CLK)	tsu	2.0	-	ns
Data Hold Time (w.r.t CLK)	t _{HD}	3.0	-	ns

Notes:



Data Output Operation & Timing




Table 23: Data Output Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
CLK Low to Output Low Z (Active)	tcLz	0	-	ns
Output Valid (w.r.t CLK)	tco	-	7.0	ns
Output Hold Time (w.r.t CLK)	toн	1.0	-	ns
Output Disable Time (w.r.t CS#)	t _{HZCS}	-	7.0	ns

Notes:



WP# Operation & Timing






Table 24: WP# Operation & Timing

Parameter	Symbol	Minimum	Maximum	Units
WP# Setup Time (w.r.t CS#)	twpsu	20	-	ns
WP# Hold Time (w.r.t CS#)	twphd	20	-	ns

Notes:



JEDEC Reset Operation & Timing




Figure 15: JEDEC Reset Operation & Timing

Table 25: JEDEC Reset and Software Reset Timing

Parameter	Symbol	Minimum	Maximum	Units
CS# Low Time	tc∟	1.0	-	μs
CS# High Time	tсн	1.0	-	μs
SI Setup Time (w.r.t CS#)	ts∪	5.0	-	ns
SI Hold Time (w.r.t CS#)	t _{HD}	5.0	-	ns
JEDEC Hardware Reset	treset	-	450.0	μs
Software Reset ¹	t SRST	-	50.0	μs

Notes:

Power supplies must be stable

1: Software Reset timing is for Instruction based Reset (SRST)





Enter Deep Power Down Command (DPDE – B9h)

The command sequences are shown below. Executing the Enter Deep Power down (DPDE) command is the only way to put the device in the deep power down mode. The device consumption drops to I_{DP}.

The deep power down mode subsequently reduces the standby current from I_{SB} to I_{DP} . No other command must be issued while the device is in deep power down mode.

To enter the deep power down mode, CS# is driven low, following the enter deep power down (DPDE) command, CS# must be driven high after the eighth bit of the command code has been latched in or the DPDE command will not be executed. After CS# is driven high, it requires a delay of t_{EDPD} (Table 6 and 7) before the supply current is reduced to I_{DP} and the Deep Power Down mode is entered.




Figure 16: Enter Deep Power Down in SPI Command Sequence



Exit Deep Power Down Command (DPDX - ABh)

The command sequences are shown below. There are two ways to exit deep power down mode:

- 1. Toggling CS# with a CS# pulse width of tCSDPD while CLK and I/Os are Don't Care. During waking up from deep power down, I/Os remain to be in high Z.
- 2. Driving CS# low follows with the Exit Deep Power Down (DPDX) command. CS# must be driven high after the eight bit of the command code has been latched in or the DPDX command will not executed.




Figure 17: Exit Deep Power Down by Toggling CS#




Figure 18: Exit Deep Power Down in SPI Command Sequence

It requires a delay of t_{EXDPD} (Table 6 and 7) before the device can fully exit the deep power down mode and enter standby mode. Status of all volatile bits in registers remains unchanged when the device enters or exits the deep power down mode.



Product Use Limitations

Avalanche reserves the right to make changes to the information in this document, and related hardware, software and system (collectively referred to as "**Products**") without notice. This document supersedes and replaces any and all prior or contemporaneous information or arrangement of any kind relating to the subject matter hereof. This document and any information set forth herein may not be reproduced without the prior written permission from Avalanche.

<u>Critical Applications</u>. Products are not authorized for use in applications in which failure of the Avalanche component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("**Critical Applications**"). Avalanche assumes no liability for Products if used for Critical Applications. Should customer or distributor purchase, use, or sell any Avalanche component for Critical Applications, customer and distributor shall indemnify and hold harmless Avalanche and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such Critical Application, whether or not Avalanche or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Products.

<u>Automotive Applications</u>. Products are not rated for use in automotive applications unless specified by Avalanche. Avalanche assumes no liability for Products if used for automotive applications. Distributor and customer shall assume the sole risk and liability for such use and shall indemnify and hold Avalanche harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of Products in automotive applications.

<u>Customer Responsibility</u>. Customers are solely responsible for the design and operation of their systems using Products. It is customer's sole responsibility to determine whether Products are suited for their system. Customers are required to incorporate good safety design measures and adequate safeguards to eliminate risks of personal injury, death, or severe property or environmental damages that could result from failure of Products. AVALANCHE ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS AND DAMAGES OR LOSSES OCCURING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

Products are not to be used in applications that would violate any relevant export laws and regulations of the United States and Japan and all other countries having competent jurisdiction ("Export Laws") to ensure neither MRAM products nor any direct product thereof is: (i) exported or re-exported directly or indirectly in violation of Export Laws; or (ii) used for any purpose prohibited by the Export Laws, including but not limited to nuclear, chemical, or biological weapons proliferation.

The information contained herein is presented only as guidance for Product use. Avalanche assumes no responsibility for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Products. No license to any intellectual property right is granted by this document, whether expressed or implied. You may not perform compositional, structural, functional or other analysis of Products, or undertake deconvolution or reverse engineering with respect to Products.

Limited Warranty

In no event shall Avalanche and its representatives be liable for any indirect, incidental, punitive, special or consequential damages (including but not limited to loss of use, revenue or profit), whether or not such damages are based on tort, warranty, breach of contract or other legal theory.

In no event shall Avalanche's aggregate liability for any breach, warranty, indemnity or other obligation or liability arising out of or in connection with the sale of Products or the use of any Products exceed the purchase price of the particular Product(s) or services with respect to which losses or damages are claimed.



Revision History

Revision	Date	Change Summary
REV A	09/14/2020	Initial release.
REV B	06/22/2021	Added REACH Compliance to RoHS Compliance. Updated Device ID table to have 40, 35 & 27MHz options Updated Product Use Limitations
REV C	08/06/2021	Corrected Standby current at 85 to 400MicroAmps
REV D	09/08/2021	Changed Device ID to reflect Single Lane SPI as "1". Freq field dictates Device is not ULP.
REV E	01/21/2022	Updated Maximum Ratings Table
REV F	04/04/2022	Added Back-to-Back write operation feature : The default mode of operation of this device is now: back to back write only need one WREN before the write cycles start.