

## Programming the Avalanche Dual Quad SPI P-SRAM Memory through JTAG in the Xilinx KCU105 Evaluation Platform

AN000021 serves as a quick guideline to programming the Avalanche project with Vivado on the Kintex UltraScale KCU105 Evaluation Platform. It covers project setup, script execution, device programming, and SPI memory programming

## 1. Introduction

The KCU105 evaluation board for the Xilinx Kintex UltraScale FPGA provides a hardware environment to program an Avalanche Dual Quad SPI P-SRAM memory device through JTAG connection and boot the device in the QSPI mode.

This application note provides detailed steps to configure the KCU105 in the JTAG mode, program the FPGA bitstream, and boot up the Avalanche Dual Quad SPI P-SRAM memory device in the QSPI mode.

Other program and/or boot options are outside of the scope of this application note.

## 2. Requirements

- Xilinx Vivado 2022.2 or later
- A Xilinx Kintex UltraScale KCU105 evaluation board
- USB-JTAG connection with micro-B USB connector
- An Avalanche DQSPI MRAM memory device
- An optional Avalanche flexible 96/224-ball FBGA to 16-pin SOIC cable adapter
- Avalanche project files and scripts:
  - AVA\_MRAM\_write.tcl
  - moving\_led\_compressed.hex
  - AVA\_MRAM\_Flashprogrammer\_top.bit

Click <u>here</u> to download the project files and scripts.





# 3. Configuration

The configuration scheme includes the following steps:

## 3.1 Setting up KCU105

- 1. Connect an Avalanche DQSPI MRAM device to KCU105 using optional\_Flexible cable to replace the existing Micron NOR Flash memory as shown below.
- 2. Place switch SW1 to the OFF position and connect the power supply.
- 3. Connect the USB cables between the computer and the and JTAG connector (J87) on the KCU105 board and the computer.
- 4. Turn switch SW15.6 ON and SW15.5 OFF to configure KCU105 in JTAG mode.
- 5. Turn on KCU105 power.



## 3.2 Creating Vivado Project

- Open Vivado design tool
- Navigate to "File > Project > New"
- Follow the prompt:
  - Set a "Project Name" and "Location"
    - Select "RTL Project"
  - Proceed through default steps by clicking "Next"
- On the "Parts" tab, select "xcku040-ffva1156-2-e"



#### • Click "Next" then "Finish"

			New	Project					
e <b>fault Pa</b> noose a def	<b>rt</b> fault Xilinx part or board fo	or your project.							1
Parts	Boards								
Reset All	Filters								
Category:	All	~	Package	ffval156	~	Tempera	ture:	E	~
Family:	Kintex UltraScale	~	Speed:	-2	~	Static po	wer:	All Remaining	~
Part xcku040-	ffvall56-2-e	I/O Pin Count 1156	Available IOBs 520	LUT Elements 242400	FlipFlops 484800	Block RAMs	Ultra F 0	AMs DSPs 1920	HNICX
<									>
<					< Back	Next ≥		Finish	Cancel

Create a new project

Copy these files to the Project Directory:

- AVA\_MRAM\_write.tcl
- moving\_led\_compressed.hex
- AVA\_MRAM\_flashprogrammer\_top.bit



## 3.3 Loading the SPI Programming Scripts

- Open Vivado and navigate to the "Tci Console" tab
- Enter the following commands as shown in screenshot below:
   Source-/avaXapp/ AVA\_MRAM\_write.tcl





## 3.4 Programming the FPGA Bitstream

- In the "Flow Navigator", navigate to "Program and Debug > Open Hardware Manager"
- Click on "Open Target > Auto Connect"
- In the upper right corner window, click on "Program Device"
- In the pop-up dialog, confirm the ".bit" file path and then click on "Program"

	ava_proje	ct - [/home/smart/ava_project/ava_project.xpr] - Vivado 2022.2 –	
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> o	ols Rep <u>o</u> rts	Mindow Layout View Help Q- Quick Access	Ready
i 🕒 🔸 🔺 🖬 🖿	× 🕨 💵	🔅 ∑ 🖄 🖉 Dashboard 🗸 🔤 Default Layout	~
Flow Navigator	± ≑ ? _	HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210308AF9389	? ×
Open Plack Design	^	1 There are no debug cores. <u>Program device</u> Refresh device	
Generate Block Design	ian	Hardware ? _ D 🖸 X	
		Program Device	
Run Simulation			
✓ RTL ANALYSIS	Select a bitstre can optionally s contained in th	am programming file and download it to your hardware device. You elect a debug probes file that corresponds to the debug cores a bitstream programming file.	
> Open Elaborated De			
<ul> <li>SYNTHESIS</li> <li>Run Synthesis</li> </ul>	Bitstre <u>a</u> m file Debug probe	e: ne/smart/ava_project/AVA_MRAM_Flashprogrammer_top.bit S	
Open Synthesized D	🕑 Enable er	id of startup check	
Run Implementation			
> Open Implemented I	•	Program Cancel ligent Des ?	_ 0 6
		· · · · · · · · · · · · · · · · · · ·	
✓ PROGRAM AND DEBU	G	⇔ open_hw_target	^
👫 Generate Bitstream		INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/2 set property PROGRAM.FILE {/home/smart/ava project/AVA MRAM Flashprogrammer top.b	210308. pit} [
∨ Open Hardware M	lanager	current_hw_device [get_hw_devices xcku040_0]	
Open Target		☐ INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = 0) is programmed wit	th a d
Program Device			>
Add Configuratio	n Memory Dev	source /home/smart/ava_project/AVA_MRAM_write.tcl	$\otimes$
Hardware Device: vcku040	0		



## 3.5 Writing the HEX File to the Avalanche Dual Quad SPI P-SRAM

• In the "Tcl Console", type: wr\_data -f moving\_led\_compressed.hex -I 0x00

ava_pro	ject - [/home/smart/ava_project/ava_project.xpr] - Vivado 2022.2	_ 7 😣
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools Rep <u>o</u> rts	<u>W</u> indow Layout <u>View H</u> elp <u>Q- Quick Access</u>	Ready
	🌣 ∑ 🖄 🖉 🔀 Dashboard 🗸	📰 Default Layout 🛛 🗸
Flow Navigator 😤 🔶 ? 🔔	HARDWARE MANAGER - localhost/xilinx_tcf/Digilent/210308AF9389	? ×
Open Block Design	1 There are no debug cores. Program device Refresh device	
Generate Block Design	Hardware ? _ 🗆 🗅 🕹 ×	
g.		
✓ SIMULATION	Name Status	
Run Simulation	✓ ■	
✓ RTL ANALYSIS	cku040_0 (1) Programm      FourMan (Sustam Manitar)	
> Open Elaborated Design		
	Hardware Device Properties ? _ 🗆 🖾 🗙	
✓ SYNTHESIS	⊕ xcku040_0 ← → 🌣	
Run Synthesis		
> Open Synthesized Design		
✓ IMPLEMENTATION	General Properties	
Run Implementation	Tcl Console x Messages Serial I/O Links Serial I/O Scans I	ntelligent Des  ? _ 🗆 🖆
> Open Implemented Design	Q   素   ≑   II   🖻   100   100	
✓ PROGRAM AND DEBUG	<pre>set_property PROBES.FILE {} [get_hw_devices xcku040_0] set property FULL PROBES.FILE {} [get hw_devices xcku040_0]</pre>	^
👫 Generate Bitstream	set_property_PROGRAM.FILE {/home/smart/ava_project/AVA_MRAM_F	lashprogrammer_top.bit} [
v Open Hardware Manager	☐ INFO: [Labtools 27-3164] End of startup status: HIGH	
Open Target	☐ INFO: [Labtools 27-1434] Device xcku040 (JTAG device index = )	0) is programmed with a d
Program Device		>
Add Configuration Memory Dev 🗸	vr_data -f moving_led_compressed.hex -l 0x00	0



# 3.6 Booting the Avalanche Dual Quad SPI P-SRAM in the Single Quad SPIx4 Mode

To boot the Avalanche P-SRAM memory device in a single Quad SPIx4 mode, follow the steps below:

- Turn switch SW15.1 through SW15.6 OFF
- Power up the KCU105 board. The LEDs should now blink to indicate that the QSPI boot is successful

Alternatively, the user can copy the Avalanche provided project file and then follow steps 3.2 through 3.6. The user can program a custom hex file by copying it to the project directory and substitute the hex file in step 3.5 of the configuration procedure.

# 6. Revision History

Revision	Date	Change Summary
REV A	04/15/2025	Initial release