

Gen 3 Space Grade Serial Dual QSPI P-SRAM™ Development Kit for Xilinx User Guide AK3XXG208XILCC

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Avalanche Technology Inc.

Avalanche Technology, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Avalanche Technology, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Avalanche Technology, Inc. or others.

Avalanche Technology, Inc. reserves the right to change products or specifications without notice. For updates or additional information about Avalanche Technology products, contact the Avalanche Technology office.

All brand names trademarks and registered trademarks belong to their respective owners.

©2023 Avalanche Technology, Inc.



Table 1: Revision History

Revision No.	Date	History
1.0	11/22/2022	Initial Release
1.1	12/15/2022 1/17/2023 3/28/2023 05/22/2023	Updated Development Kit Ordering Info Added information on Direct Load and Boot Using Avalanche ID Updated Avalanche ID Removed Dev. Kit's Non-Socketed Ordering Option Added 96-Ball FBGA Socket Ordering Info



Contents

1.	Overview	.4
2.	Development Kit Ordering	.4
3.	Ordering Options	.5
3.1	Development Kit	.5
3.2	96-Ball FBGA Socket	. 5
4.	Development Kit Package Contents	.6
	QSPI32 Boot Commands Supported by Avalanche Serial Dual QSPI P-SRAM [™] AS3XXG208 and Xilinx	
Ver	sal ACAP VCK190	.7
6.	Development Kit Connection	. 8
8.	Avalanche Serial Dual QSPI P-SRAM™ Daughter Board1	16
9.	Schematic and BOMs1	17



1. Overview

The Avalanche Gen 3 Space Grade Serial Dual QSPI P-SRAM[™] Development Kit for Xilinx enables users to configure an Avalanche Serial Dual QSPI P-SRAM[™] to be a bootable device for a Xilinx Versal ACAP VCK190 FPGA platform. Intended to enable rapid evaluation and prototyping, the Development Kit connects easily to the VCK190 platform via Samtec connectors.

Xilinx's Versal ACAP/FPGA platform requires a complex high density code configuration and storage memory architecture including multiple memory types such as Boot ROM, SRAM and Flash. Each of these memory technologies faces technical challenges in achievable densities, scalability, endurance/reliability and radiation resilience. Avalanche's 3rd Generation (Gen 3) Space Grade Serial Dual Quad Serial P-SRAM™ offers scalable density migration from 1Gb to 8Gb in a common package available today and is designed specifically to address these challenges. As such, this single device replaces ROM, SRAM, Flash and associated support circuitry and is ideal for radiation environments. Leveraging our 22nm high reliability pMTJ STT-MRAM, data is always non-volatile with 10¹⁶ write cycles endurance and greater than 20-year retention @ 85°C.

The Versal ACAP platform provides six different boot modes options: JTAG, Octal SPI, Quad SPI, SD, eMMC1 and SelectMAP. The boot modes are categorized into master or slave boot modes. For the purpose of this user guide, it will focus only on the Quad SPI (QSPI32 option, 4-Byte Address mode) master boot mode function. This Avalanche Development Kit is effectively a simple daughter board containing a custom socket for any of the Serial Dual Quad Serial P-SRAM densities (the MRAMs themselves are orderable separately), which leverage the 96-Ball FBGA device and connects to a Xilinx VCK190 evaluation board via Samtec high speed connector (240-pin, 8x20). Other boot options are outside of the scope of this user guide.

Writing to the Avalanche Serial Dual QSPI P-SRAM[™] can be done through Linux U-Boot sf program or other means. This user guide will provide example and steps to follow on how to write to the device through Linux U-Boot.

2. Development Kit Ordering

Table 2: Development Kit Socketed Ordering

Part #	Description
AK30X208XILCCSOC	Gen 3 Dual QSPI Plug in Board for Xilinx VCK190 – 96-Ball FBGA socketed daughter board (for MRAM*)

Note: * MRAM devices orderable separately



3. Ordering Options

3.1 Development Kit




Figure 1: Development Kit Ordering Information

3.2 96-Ball FBGA Socket




Figure 2: 96-Ball FBGA Socket Ordering Information



4. Development Kit Package Contents

- 1. An Avalanche daughter board (3 x 2.5 inches) with a 96-Ball FBGA socket
- 2. A 3.3V 1.8A AC/DC power supply cord



Figure 3: Serial Dual QSPI P-SRAM[™] 96-Ball FPGA Socket Daughter Board (Front & Back)

Prerequisites

This user guide assumes the following prerequisite hardware, software and understanding:

- User is familiar with the Xilinx Vivado Design Suite & the Vitis software development platform
- Xilinx Vivado Design Suite has been installed
- Xilinx Vitis Software Platform has been installed
- Xilinx Vivado tools working environment is fully setup
- User has exported the hardware platform and .xsa image file is generated
- PetaLinux software tool has been installed
- User has created a new PetaLinux project or has an existing PetaLinux project

Requirements

- A PC system with one available USB 2.0/3.0 port
- Windows 10 or higher with 32/64-bit Operation System
- Linux OS to install PetaLinux tools
- Prerequires specified above
- Gen 3 Space Grade Serial Dual QSPI P-SRAM[™] Development Kit for Xilinx:
 - \circ Avalanche daughter board with a 96-Ball FBGA socket
 - 3.3V 1.8A AC/DC power supply cord



• Xilinx Versal ACAP VCK190 Development Kit

5. QSPI32 Boot Commands Supported by Avalanche Serial Dual QSPI P-SRAM™ AS3XXG208 and Xilinx Versal ACAP VCK190

Table 3 below shows read commands in both 4-Byte Address (QSPI32) and 3-Byte Address (QSPI24) supported by Xilinx RCU. Avalanche AS3XXG208 Dual Quad SPI P-SRAM device fully supports these commands. Refer to Avalanche 1Gb-8Gb Dual Quad SPI P-SRAM[™] datasheet for more information. Click <u>here</u> to download datasheet.

Boot Mode	Data Bus Width	SPI Command	Command Op-Code	Address Byte	Latency/Dummy Cycles Required	Avalanche AS3XXG208 Command Support
QSPI32	1	Normal Read	13h	4	-	\checkmark
QSPI32	1	Fast Read	0Ch	4	8	\checkmark
QSPI32	8	Quad Output Fast Read (Dual Parallel Quad SPI)	6Ch	4	8	\checkmark
QSPI32	1	Normal Write	02h	4	-	\checkmark
QSPI24	1	Fast Read	0Bh	3	-	\checkmark
QSPI24	8	Quad Output Fast Read (Dual Parallel Quad SPI)	6Bh	3	8	\checkmark

Table 3: Quad SPI Read/Write Commands Supported by Xilinx RCU (ROM Code Unit)

Source: Versal ACAP Technical Reference Manual (AM011).

Table 4: Xilinx Versal ACAP VCK190 Supported Quad SPI Boot Mode

Configuration	MRAM Device Count	Chip Select (CS#) Count	Data Bus Width	Avalanche AS3XXG208 Configuration Support
Single (1-bit, 4-bit)	1	1	4	\checkmark
Dual-Parallel (8-bit)	2	2	8	\checkmark






Figure 4: Dual-Parallel Quad SPI Interface Example

Note: For QSPI0_CLK > 37.5 MHz, QSPI_LPBK_CLK must be enabled in the design and unconnected on the board. Source: Versal ACAP Technical Reference Manual (AM011).

6. Development Kit Connection



Figure 5: Xilinx Versal VC190 Connecting to Avalanche Serial Dual QSPI P-SRAM™ Daughter Board

Callout Number	Description
1	USB type C to PC host
2	3.3V 1.8A AC/DC power supply cord*
3	Power Barrel Connector Jack**
4	JP8 jumper setting



Callout Number	Description
5	Avalanche 96-Ball FBGA socket
6	VCK190 power connector
7	VCK190 Switch SW1 Settings

Note: *Optional external power supply can be used to supply 3.3V 1.8A to the Avalanche Daughter Board

** Plug polarity on the Power Barrel Connector Jack: P = Center Positive



Step 1: Set Configuration Switches on Xilinx Versal VCK190 for QSPI32 Boot Mode

The mode DIP switch SW1 on Xilinx Versal VCK190 must be set at ON, ON, OFF, ON positions as indicated in table 6 below.

Table 6: Xilinx Versal VCK190 Eval Board Quad SPI Boot Mode Settings

Boot Mode	Mode Pins [3:0]	Mode Switch SW1 [4:1]	Data Bus Width	Address Byte		
QSPI32	0010	ON, ON, OFF, ON	1-bit, 4-bit	4		

Source: Versal ACAP Technical Reference Manual (AM011)

Step 2: Power Sequence - Connect Power

- 1. Attach the Avalanche daughter board to the Versal VCK190 via Samtec connector
- 2. Connect USB cable between VCK190 and PC system
- 3. Connect power cable to VCK190's power connector and power outlet
- 4. Connect the 3.3V 1.8A power supply cord to power outlet
- 5. Turn on the VCK190 power using power switch SW13
- 6. Turn on Avalanche daughter board by connecting the 3.3V power connector to Daughter Board's connector jack
- 7. Hit the Reset button SW2 on the VCK190

Note: to ensure the Avalanche Serial Dual QSPI P-SRAM[™] device to be powered up correctly, a correct order of step 5 and 6 must be followed.

Disconnect Power

- 1. Turn off Avalanche daughter board by disconnecting the 3.3V power connector to Daughter Board's connector jack
- 2. Turn off the VCK190 power using power switch SW13

Note: to ensure the Avalanche Serial Dual QSPI P-SRAM[™] device to be powered down correctly, a correct order of step 1 and 2 must be followed.

Step 3: Re-building U-Boot to include Avalanche ID

User should download source code using external Kernel and U-Boot with PetaLinux. Click <u>here</u> to download the source code. For more information on how to repackage the U-Boot source, click <u>here</u>



The "SPI-NOR-IDs.c" file is located in "u-boot-xlnx/drivers/mtd/spi/spi-nor-ids.c. User is required to add Avalanche ID information to the file as indicated in the Avalanche Device ID sample code, Figure 5 below.

	{ INFO("mt35x1512aba", 0x2c5ala, 0, 128 * 1024, 512, USE_FSR SPI_NOR_OCTAL_READ SPI_NOR_4B_OPCODES SPI_NOR_OCTAL_DTR_READ)
-+-	<pre>{ INFO ("mt35xu512aba", 0x2c5b1a, 0, 128 * 1024, 512, USE_FSR SPI_NOR_OCTAL_READ SPI_NOR_4B_OPCODES SPI_NOR_OCTAL_DTR_READ) endif /* CONFIG SPI FLASH MT35XU */</pre>
	<pre>endit /* Control_srl_rinss_mission */ { INFOG("mt35xu01g", 0x2c5blb, 0x104100, 128 * 1024, 1024, USE_FSR SPI_NOR_OCTAL_READ SPI_NOR_4B_OPCODES) },</pre>
	[INFO("mt35xu02q", 0x2c5blc, 0, 128 * 1024, 2048, USE FSR SPI NOR OCTAL READ SPI NOR 4B OPCODES) },
	The message of the state of the
	ifdef CONFIG DUAL QSPI MRAM AVALANCHE
1 T	{ INFO("AVALANCHE 512Mb", 0xE6212801, 0, 64 * 1024, 512, SECT 4K USE_FSR SPI NOR QUAD_READ NO_CHIP_ERASE) },
	{ INFO("AVALANCHE 1Gb", 0xE6212901, 0, 64 * 1024, 1024, SECT_4K USE_FSR SPI_NOR_QUAD_READ NO_CHIP_ERASE) },
	{ INFO {"AVALANCHE_2Gb", 0xE6212a01, 0, 64 * 1024, 2048, SECT_4K USE_FSR SPI_NOR_QUAD_READ NO_CHIP_ERASE) },
	{ INFO{"AVALANCHE_4Gb", 0xE6212c01, 0, 64 * 1024, 4096, SECT_4K USE_FSR SPI_NOR_QUAD_READ NO_CHIP_ERASE) },
	endif
4	
	ifdef CONFIG_SPI_FLASH_SPANSION /* SPANSION */
P	/* Spansion/Cypress single (large) sector size only, at least * for the chips listed here (without boot sectors).
	<pre>*/ Tor the chips listed here (without boot sectors). */</pre>
	[INFO("s25s1032p", 0x010215, 0x4d00, 64 * 1024, 64, SPI NOR DUAL READ SPI NOR QUAD READ) },
	{ INFO("s25s1064p", 0x010216, 0x4d00, 64 * 1024, 128, SFI NOR DUAL READ SFI NOR QUAD READ },
	{ INFO("s25f1256s0", 0x010219, 0x4d00, 256 * 1024, 128, SFI NOR DUAL READ SFI NOR QUAD READ USE CLSR) },

Figure 6: Adding Avalanche Device ID info to Linux SPI-NOR-IDS.c

Step 4: Rebuilding PetaLinux with updated U-Boot that includes Avalanche ID

The following Linux commands are used:

- Petaliux-build
- Petaliux-package --boot --u-boot --force



Figure 7: PetaLinux Boot Image Files



Step 5: Modifying Existing QSPI driver and PLM (Platform Loader and Manager) to add Avalanche ID to "Xloader_QSPI.C"

Assuming user has exported the hardware platform, the .xsa image file has been generated, and the PLM has been created, the Vitis software platform will create the PLM application project and edit_versal wrapper platform under the Explorer view as indicated in Figure 7 and Figure 8 below.

User is required to modify xloader_qspi.c to add Avalanche ID to it (refer to Figure 8 and Figure 9 below). The xloader_qspi.c is located in the sub-folder, Figure 7 below.

For more information on how to create the PLM, click here




Figure 8: xloader_qspi.c file location




Figure 9: Adding Avalanche ID to Xloader_QSPI.c

11





Figure 10: Adding Avalanche ID Information to xloader_QSPI.c

A fully modified xloader_QSPI.c sample code that includes Avalanche ID and device propriety can be downloaded from Avalanche website. Click <u>here</u> to download the sample code.

Step 6: Building booting Linux image with Modified PLM.elf

The PLM.elf file needs to be re-built and U-Boot source needs to be repackaged. The following commands are used:

- Cp plm_new.elf plm.elf
- Petaliux-package --boot --u-boot --force



Step 7: Configuring Boot Image Using Vivado Hardware Platform

To configure a bootable image, user can use Vivado hardware design to configure the Avalanche Serial Dual QSPI P-SRAM[™] device. Use the following steps to generate the .xsa then use PetaLinux to create Linux boot images:

- 1. Select "Boot Mode"
- 2. Select "QSPI" as a Boot/Storage
- 3. Select "Dual Parallel" as QSPI Mode
- 4. Select "x4" as Data Mode
- 5. Enter "80" for Requested QSPI Reference Clock Frequency (MHz)

MRAM QSPI Interface Frequency (MHz) = QSPI Reference Clock Frequency (MHz)/8

Boot Mode	Device	Boot/Storage	QSPI	
Peripherals	QSPI		2 Mode	3 Dual Parallel V
/ 10	OSPI		Mode	5 Duai Parailer 🗸
	SD0/eMMC0		Data Mode	4 x4 ~
/ Debug	SD1/eMMC1		✓ Loopback Clock	
Clocking	SelectMap	U	Clock Source	PPLL
 XilSEM Library 			Requested QSPI Reference Clock Fre (MHz)	equency 6 80
Sysmon			Actual Frequency (MHz)	295.833038
Tamper			Loopback location	PMC_MIO 6
PS PL Interfaces				
/ NoC				
Interrupts				
Power				
Power				
			The Loopback Clock can be deselect (where the system always runs OSPI)	ted in limited performance use cases device clock frequency <= 37.5MHz)
			(where the system always runs cash	device clock inequeliky <= 37.5 minz/

Figure 11: Steps to Configure Boot Images Using Vivado Hardware Platform



Step 8: Adding QSPI Device Tree Setting in "System-user.dtsi" during PetaLinux Build To access the Avalanche Serial Dual QSPI P-SRAM up to 40MHz frequency, user is required to configure PetaLinux device tree file "system-user.dtsi". This config file is located at *<plnx-proj-root>/project-spec/meta-user/recipes-bsp/device-tree/files/*

Refer to Petalinux Tools Reference Guide for more information. Click <u>here</u> to download Petalinux Tools Reference Guide.




Figure 12: Including QSPI Device Tree Setting in system-user.dtsi

Step 9: Loading Images to DDR Memory and Writing PetaLinux Images to an Avalanche Serial Dual QSPI P-SRAM[™] Device using JTAG and U-Boot Commands

Loading PetaLinux Images to DDR Memory

1. Create the Tcl script using this PetaLinux command from the Versal project directory: \$petalinux-boot --jtag --kernel --tcl versal.tcl

Note: the versal.tcl file includes commands to select appropriate targets and download application files to required locations in the DDR memory. Below is a sample versal.tcl file




Figure 13: Sample versal.tcl file



- 2. Modify the generated versal.tcl to include the two commands with parameters: puts stdeer, and down -data -force as shown in the sample versal.tcl file above.
- 3. Set the boot mode switch SW1 to ON-ON-ON JTAG boot mode.
- 4. Configure the Tera Term serial application with default serial settings 115200, N8 and open the Tera Term console.
- 5. In the XSCT console, connect to the target over JTAG using this connect command: xsct% connect The connect command returns the channel ID of the connection.
- 6. Run the following target command to list the available targets and select a target using its ID: xsct% targets.
- 7. Download the versal.tcl file which will load the following files and images: BOOT.BIN, Image, rootfs.cpio.gz.u-boot, boot.scr on the DDR memory of the VCK190 board using the following commands:
 - xsct% targets 1
 - xsct% rst
 - xsct > source versal.tcl

Writing PetaLinux Images from DDR Memory to the Serial Dual QSPI Device

- 8. During U-Boot sequence, when the message "hit any key to stop" displays on the Terminal, hit any key to go to Linux prompt.
- 9. From Linux prompt, use this command to write data from DDR memory to the Serial Dual QSPI Daughter Board: sf write <address> <offset> \$filesize
- 10. Follow **Step 2: Power Sequence Disconnect Power** to disconnect power to both the Avalanche daughter board and the VCK190. Set the boot mode switch SW1 to ON-ON-OFF-ON QSPI32 boot mode as indicated in table 6.

Step 10: Booting Images from an Avalanche Serial Dual QSPI P-SRAM[™] Device

Follow **Step 2: Power Sequence – Connect Power** to power cycle both the Avalanche daughter board and the VCK190 to complete Linux boot from Avalanche Serial Dual QSPI device.



8. Avalanche Serial Dual QSPI P-SRAM[™] Daughter Board

The Avalanche Serial Dual QSPI P-SRAM[™] daughter board (part # AK30X208XILCCSOC) is an 8-layer board.




Figure 14: Avalanche Serial Dual QSPI P-SRAM™ Daughter Board with AS30XG208 Device




9. Schematic and BOMs

Click here to download gerber file, board layout and schematic in high resolution ALTIUM format.


Schematic













BOMs

Item	Quantity	Description	Designator	Footprint
1	2	0.1µF	C1, C2	N_0402
2	26	0.1µF	C3, C4, C5, C6, C7, C8, C9, C10,	N_0402
			C11, C12, C13, C14, C15, C16,	
			C17, C18, C19, C20, C21, C22,	
			C23, C24, C25, C26, C41, C43	
3	2	DNI	C27, C29	N_1206
4	5	10µF	C28, C30, C69, C72, C75	N_0603
5	10	1μF	C37, C38, C39, C40, C70, C71,	N_0603
			C73, C74, C76, C77	
6	2	10µF	C42, C44	N_0805
7	18	5pF	C78, C79, C80, C81, C82, C83,	N_0402
			C85, C86, C87, C88, C89, C90,	
			C91, C92, C93, C94, C95, C96	
8	1	96-Ball FBGA footprint/socket	DUT1	Ava 96-Ball FBGA
9	8	ТР	GND1, GND2, GND3, GND4, Vcc,	Test Point
			Vccio, Vdd2_1V, Vdd_1V	
10	2	Power Jack	J1, J2	Power Jack
11	1	Samtec Connector	J3	Samtec
		(SEAM-30-02.0-L-08-1-A-K-TR)		
12	1	HDR-8	J5	HDR 1x8
13	2	HDR-8	J6, J7	HDR 1x7
14	1	HDR-2-Pin	J15	HDR-2
15	1	3-Pin Jumper	JP3	3-Pin Jumper
16	4	HDR-TH 2P-P2.54	JP4, JP5, Jp6, JP7	1x2 Header with
				Shunt 051914
17	1	4-Pin Jumper	JP8	4-Pin Jumper
18	2	FB	L1, L2	FB
19	2	Red LED	LED1, LED2	N_0603
20	3	OR	R2, R3, R6	N_0603
21	2	DNI	R4	N_0603
22	19	39.1% Resistor	R10, R11, R12, R13, R14, R15,	N_0402
			R17, R24, R25, R26, R27, R28,	
			R29, R30, R31, R32, R33, R34,	
			R35, R20	
23	1	666 Resistor	R20	N_0603
24	1	261 Resistor	R21	N_0603
25	2	TI TLV75710PDBVR	U4, U5	
26	1	TI TLV810S	U6	SOT23-3
27	2	ТР	Vcc_ext, Vccio_ext	Test Point