16Mbit SPI (4-4-4) High-Rel MRAM Memory

Receive Updates to this DatasheetOptional: Enter your email address to be notified when THIS data sheet is updated.

Revision Q - July 27, 2022
Latest Revision Changes

Removed Performance Table

Added Figures to ToC

Added Tables to ToC

Updated Power Down Behavior Diagram

Updated Power Down/Power Up description Added VCCRST parameter

Added VCC Ramp Down Time (max)

Updated SDR Data Output Operation & Timing

Updated DDR Data Output Operation & Timing

GET OUR NEWSLETTER

3450 West Warren Avenue, Fremont, CA 94538
(510) 897-3300
info@www.avalanche-technology.com