Close
Products
Aerospace Solutions
Boot Memory
Storage
AI Multi-Processing Architecture
Industrial Solutions
Data Logging
Resources
Learn
White Papers
Insights
Announcements
Papers and Conferences
Technical Resources
Datasheets
Development Kits
Drivers, Models, Package Drawings, & Notes
Patents
Quality
Company
Get to Know Avalanche
Leadership
Corporate Responsibility
Board
Careers
Connect
Contact Us
Where to Buy
Resources
Documents
PEMS I, II, III
Change
1Gbit – 8Gbit QED Dual-Quad SPI P-SRAM Memory
Receive Updates to this Datasheet
Optional: Enter your email address to be notified when
this
Datasheet is updated.
Email Address
*
Do NOT use: @ gmail, yahoo, aol, or hotmail
Submit
Revision J.2 - January 13, 2026
Latest Revision Changes
Put the TID limit for regular devices back to ≤ 100K RAD TID which was in the previous version. -A has a limit of ≤ 300K RAD TID.
Download Latest Version
Sign up for our quarterly newsletter.
Avalanche Technology Inc.
3450 West Warren Avenue,
Fremont, CA 94538
(510) 897-3300
info@avalanche-technology.com
©2024 Avalanche Technology | All Rights Reserved |
Privacy Policy