Close
Products
Aerospace Solutions
Boot Memory
Storage
AI Multi-Processing Architecture
Industrial Solutions
Data Logging
Resources
Learn
White Papers
Insights
Announcements
Papers and Conferences
Technical Resources
Datasheets
Development Kits
Drivers, Models, & Notes
Quality
Company
Get to Know Avalanche
Leadership
Corporate Responsibility
Board
Connect
Contact Us
Where to Buy
Resources
Documents
Space Grade
Change
1Gbit – 8Gbit Dual Quad SPI P-SRAM Memory
Receive Updates to this Datasheet
Optional: Enter your email address to be notified when
this
Datasheet is updated.
Email Address
*
Do NOT use: @ gmail, yahoo, aol, or hotmail
Submit
Revision J - June 10, 2025
Latest Revision Changes
Updated Power Up Ramp for VCC and VCCIO
Updated Table showing HBP [2:0 H-H-H]
Output drive strength default value changed to C0
Added package height impact due to reballing to Lead.
Download Latest Version
View QED Version
Sign up for our quarterly newsletter.
Avalanche Technology Inc.
3450 West Warren Avenue,
Fremont, CA 94538
(510) 897-3300
info@avalanche-technology.com
©2024 Avalanche Technology | All Rights Reserved |
Privacy Policy